A PLL-based synthesizer for tunable digital clock generation in a continuous-time ZA A/D converter: AMF/RF[AMS/RF] CMOS Circuit Design for Wireless Transceivers

A PLL-based synthesizer for tunable digital clock generation in a continuous-time ZA A/D converter AMF/RF[AMS/RF] CMOS Circuit Design for Wireless Transceivers

Saved in:
Bibliographic Details
Published in:Integration (Amsterdam) Vol. 42; no. 1; pp. 24 - 33
Main Authors: SEGUNDO, Jokin, QUINTANILLA, Luis, ARIAS, Jesus, ENRIQUEZ, Lourdes, HERNANDEZ, Jesus M, VICENTE, José
Format: Journal Article
Language:English
Published: Amsterdam Elsevier 2009
Subjects:
Applied sciences
Circuit properties
Circuits of signal characteristics conditioning (including delay circuits)
Design. Technologies. Operation analysis. Testing
Electric, optical and optoelectronic circuits
Electronic circuits
Electronics
Exact sciences and technology
Integrated circuits
Oscillators, resonators, synthetizers
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Signal convertors
Phase noise
Tunable circuit
Clock generation
Continuous time
Clock
Implementation
Frequency synthesizer
Phase locked loop
Ring oscillator
Sigma-delta modulation
AD converter
Continuous-time ΣΔ converter
Complementary MOS technology
Time converter
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
ISSN:0167-9260
1872-7522