A 2.54μJ∙ppm2-FOMS Supply- and Temperature-Independent Time-Locked ΔΣ Capacitance-to-Digital Converter in 0.18-μm CMOS

A 2.54μJ∙ppm2-FOMS Supply- and Temperature-Independent Time-Locked ΔΣ Capacitance-to-Digital Converter in 0.18-μm CMOS

In this paper, we propose a time-locked ΔΣ CDC (TLΔΣ CDC) that achieves the state-of-the-art FOMS=2.54µJ∙ppm 2 , supply sensitivity of ±0.55%/V over 1.2-2.2V and temperature sensitivity of 49.1ppm/°C over -20°C and 125°C. The sensing resolution is 70.5aF. Implemented in a 0.18µm standard CMOS proces...

Full description

Saved in:
Bibliographic Details
Published in:2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) pp. 114 - 115
Main Authors: Baik, Seungyeob, Seol, Taeryoung, Lee, Sehwan, Kim, Geunha, Cho, SeongHwan, George, Arup K., Lee, Junghyup
Format: Conference Proceeding
Language:English
Published: IEEE 12-06-2022
Subjects:
Capacitance
CMOS process
Sensitivity
Sensors
Temperature sensors
Very large scale integration
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this paper, we propose a time-locked ΔΣ CDC (TLΔΣ CDC) that achieves the state-of-the-art FOMS=2.54µJ∙ppm 2 , supply sensitivity of ±0.55%/V over 1.2-2.2V and temperature sensitivity of 49.1ppm/°C over -20°C and 125°C. The sensing resolution is 70.5aF. Implemented in a 0.18µm standard CMOS process, the TLΔΣ CDC consumes 42.76µW from a 1.2V supply and 0.2mm 2 active area.
ISSN:2158-9682
DOI:10.1109/VLSITechnologyandCir46769.2022.9830524