Automated HW/SW Co-design for Edge AI: State, Challenges and Steps Ahead: Special Session Paper

Gigantic rates of data production in the era of Big Data, Internet of Thing (IoT), and Smart Cyber Physical Systems (CPS) pose incessantly escalating demands for massive data processing, storage, and transmission while continuously interacting with the physical world using edge sensors and actuators...

Full description

Saved in:
Bibliographic Details
Published in:2021 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) pp. 11 - 20
Main Authors: Bringmann, Oliver, Ecker, Wolfgang, Feldner, Ingo, Frischknecht, Adrian, Gerum, Christoph, Hamalainen, Timo, Hanif, Muhammad Abdullah, Klaiber, Michael J., Mueller-Gritschneder, Daniel, Bernardo, Paul Palomero, Prebeck, Sebastian, Shafique, Muhammad
Format: Conference Proceeding
Language:English
Published: ACM 01-10-2021
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Gigantic rates of data production in the era of Big Data, Internet of Thing (IoT), and Smart Cyber Physical Systems (CPS) pose incessantly escalating demands for massive data processing, storage, and transmission while continuously interacting with the physical world using edge sensors and actuators. For IoT systems, there is now a strong trend to move the intelligence from the cloud to the edge or the extreme edge (known as TinyML). Yet, this shift to edge AI systems requires to design powerful machine learning systems under very strict resource constraints. This poses a difficult design task that needs to take the complete system stack from machine learning algorithm, to model optimization and compression, to software implementation, to hardware platform and ML accelerator design into account. This paper discusses the open research challenges to achieve such a holistic Design Space Exploration for a HW/SW Co-design for Edge AI Systems and discusses the current state with three currently developed flows: one design flow for systems with tightly-coupled accelerator architectures based on RISC-V, one approach using loosely-coupled, application-specific accelerators as well as one framework that integrates software and hardware optimization techniques to built efficient Deep Neural Network (DNN) systems.