32.4 A 104fsrms-Jitter and -61dBc-Fractional Spur 15GHz Fractional-N Subsampling PLL Using a Voltage-Domain Quantization-Error Cancelation Technique

Subsampling PLLs (SSPLLs) are attractive architectures to generate ultra-low-jitter RF signals due to their intrinsically high phase-error-detection gain, K SH . However, this high-gain operation of a sample-and-hold circuit (SH) also has a downside that makes it difficult to achieve a fractional re...

Full description

Saved in:
Bibliographic Details
Published in:2021 IEEE International Solid- State Circuits Conference (ISSCC) Vol. 64; pp. 448 - 450
Main Authors: Kim, Juyeop, Jo, Yongwoo, Lim, Younghyun, Seong, Taeho, Park, Hangi, Yoo, Seyeon, Lee, Yongsun, Choi, Seojin, Choi, Jaehyouk
Format: Conference Proceeding
Language:English
Published: IEEE 13-02-2021
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Subsampling PLLs (SSPLLs) are attractive architectures to generate ultra-low-jitter RF signals due to their intrinsically high phase-error-detection gain, K SH . However, this high-gain operation of a sample-and-hold circuit (SH) also has a downside that makes it difficult to achieve a fractional resolution. This is because the quantization error (Q-error) due to the non-integer relationship between the reference frequency, f REF , and the VCO frequency, f VCO , easily makes sampling points fall outside the linear range of the SH. Thus, to have a fractional resolution, SSPLLs must have a dedicated method for cancelling the Q-error. The top left of Fig. 32.4.1 shows a time-domain Q-error cancellation (TD-QEC) that is currently popular [1]. As a digital-to-time converter (DTC) cancels the Q-error, the VCO output, S VCO , can be continuously sampled at high-K SH points in the steady state. However, a critical problem is that, since the DTC is located at the front, its thermal noise cannot be suppressed by K SH degrading the in-band phase noise (PN) of SSPLLs. In contrast, in reference-sampling PLLs (RSPLLs) [2], [3], the divided signal of the SVCO samples the reference clock, S_{REF.} However, they have a fundamental limit to achieve a low jitter since their K SH is much smaller than that of SSPLLs while the thermal noise of the DTC is still high.
ISSN:2376-8606
DOI:10.1109/ISSCC42613.2021.9365815