Novel parity-check code and post-processor for perpendicular recording channels

Novel parity-check code and post-processor for perpendicular recording channels

A novel constrained parity-check code with post-processing is presented in this paper for improving the bit error rate performance on perpendicular recording channels. The particular design of the parity-check code results in a post-processor, that is computationally much simpler than conventional p...

Full description

Saved in:
Bibliographic Details
Published in:The Ninth International Conference onCommunications Systems, 2004. ICCS 2004 pp. 495 - 499
Main Authors: Elidrissi, M.R., Mathew, G.
Format: Conference Proceeding
Language:English
Published: IEEE 2004
Subjects:
Detectors
Error correction codes
Event detection
Maximum likelihood detection
Memory
Modulation coding
Paramagnetic materials
Parity check codes
Perpendicular magnetic recording
Tiles
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:A novel constrained parity-check code with post-processing is presented in this paper for improving the bit error rate performance on perpendicular recording channels. The particular design of the parity-check code results in a post-processor, that is computationally much simpler than conventional post-processors. We also examine the optimality of the post-processors used in current systems. The proposed constrained parity-check code results in about 4.2 dB coding gain, as seen from our analytical and simulation studies
ISBN:9780780385498
0780385497
DOI:10.1109/ICCS.2004.1359426