Vertical Power Delivery and Heterogeneous Integration for High-Performance Computing

This paper presents a heterogeneously integrated vertical power delivery (power tree) system that combines a 180nm HV BCD 20V:4V hybrid converter, a 65nm 4V:1V switched-capacitor converter, and an interposer filled with 3\mathrm{D} nano-porus deep-trench flying and decoupling capacitors. A prototype...

Full description

Saved in:

Bibliographic Details
Published in:	2023 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS) pp. 32 - 35
Main Authors:	Le, Hanh-Phuc, Hardy, Casey, Pham, Hieu, Jatlaoui, Mohamed Mehdi, Voiron, Frederic, Mercier, Patrick, Chen, Po-Han, Jha, Saket
Format:	Conference Proceeding
Language:	English
Published:	IEEE 16-10-2023
Subjects:	Capacitors heterogenous integration High performance computing High-voltage techniques Integrated circuits Multichip modules Prototypes Switches vertical power delivery vertical power tree
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Description
Summary:	This paper presents a heterogeneously integrated vertical power delivery (power tree) system that combines a 180nm HV BCD 20V:4V hybrid converter, a 65nm 4V:1V switched-capacitor converter, and an interposer filled with 3\mathrm{D} nano-porus deep-trench flying and decoupling capacitors. A prototype of the overall system achieves a total efficiency of 87% from 20V to 0.9V, all while featuring high-voltage vertical delivery that minimizes lateral conduction losses and the total number of pins required for power/ground.
ISSN:	2831-4999
DOI:	10.1109/BCICTS54660.2023.10310708