Multiprocessor parallel routing for the quality of service enabled Internet

• Published in: Proceedings International Conference on Parallel Computing in Electrical Engineering. PARELEC 2000 pp. 160 - 164
• Main Author: Shaowen Song
• Format: Conference Proceeding
• Language: English
• Published: IEEE 2000
• Subjects: Application software; Asynchronous transfer mode; Computer architecture; Hardware; Merging; Packet switching; Protocols; Quality of service; Routing; Switches
• ISBN: 076950759X; 9780769507590
• DOI: 10.1109/PCEE.2000.873621

This paper presents a parallel router and a packet switching mechanism by merging IPv6 and asynchronous transfer mode (ATM) as the protocol for the quality of service (QoS) enabled Internet. The hardware architecture of the parallel router consists of N-general-purpose computers each combined with a newly designed inter-node communication unit. This parallel architecture provides the necessary speed required in cell switching for real-time applications. The IPv6 packet and ATM cell co-switching mechanism implemented by the router controlling software preserves the connectionless future for non-real-time applications and provides the QoS for real-time applications, through merging the IPv6 and ATM protocols. The IPv6 packet and ATM cell co-routing/switch mechanism is developed for the current parallel router and is presented along with the parallel hardware architecture.