A Subthreshold SCL Based Pipelined Encoder for Ultra-Low Power 8-bit Folding/Interpolating ADC

• Published in: 2008 NORCHIP pp. 9 - 12
• Main Authors: Beikahmadi, M., Tajalli, A., Leblebici, Y.
• Format: Conference Proceeding
• Language: English
• Published: IEEE 01-11-2008
• Subjects: CMOS logic circuits; CMOS technology; Crosstalk; Energy consumption; Frequency; Logic circuits; Logic design; MOS devices; Switches; Voltage
• ISBN: 1424424925; 9781424424924
• DOI: 10.1109/NORCHP.2008.4738272

The subthreshold MOS source-coupled logic (STSCL) technique is of great interest for designing ultra low power circuits. In this paper we discuss the design of a pipelined encoder for an 8-bit folding and interpolating (F&I) analog-to-digital (ADC) data converter using this technique. The encoder is designed and characterized in a conventional 0.18 ¿m CMOS technology, and it is capable of operating over a wide frequency range (10 kHz-50 MHz) without the need of resizing the transistors or scaling the voltage levels. The speed and power consumption of the encoder are proportional to the bias currents of the gates. The supply voltage of the circuit can be as low as 350 mV.