Special memory and embedded memory macros in MPEG environment

• Published in: Proceedings of the IEEE 1995 Custom Integrated Circuits Conference pp. 139 - 142
• Main Authors: Otomo, G., Hara, H., Oto, T., Seta, K., Kitagaki, K., Ishiwata, S., Michinaka, S., Shimazawa, T., Matsui, M., Demura, T., Koyama, M., Watanabe, Y., Sano, F., Chiba, A., Matsuda, K., Sakurai, T.
• Format: Conference Proceeding
• Language: English
• Published: IEEE 1995
• Subjects: Clocks; Costs; Debugging; Decoding; Discrete cosine transforms; Large scale integration; Random access memory; Read only memory; Read-write memory; Testing
• ISBN: 9780780325845; 0780325842
• DOI: 10.1109/CICC.1995.518153

Special memory and embedded memories used in a newly designed MPEG2 decoder LSI are described. Orthogonal memory is employed in a IDCT (Inverse Discrete Cosine Transform) block for small area and power. FIFOs and other dual-port memories are designed by using a single-port RAM operated twice in one clock cycle to reduce cost. As for testability, direct test mode is implemented for small area. An instruction RAM is placed outside the pad area in parallel to a normal instruction ROM and activated by Al-masterslice for extensive debugging and an early sampling. Other memory related techniques and the key features of the decoder are also described.