GET: A generic electronics system for TPCs and nuclear physics instrumentation

General Electronics for TPCs (GET) is a generic, reconfigurable and comprehensive electronics and data-acquisition system for nuclear physics instrumentation of up to 33792 channels. The system consists of a custom-designed ASIC for signal processing, front-end cards that each house 4 ASIC chips and...

Full description

Saved in:
Bibliographic Details
Published in:Nuclear instruments & methods in physics research. Section A, Accelerators, spectrometers, detectors and associated equipment Vol. 887; pp. 81 - 93
Main Authors: Pollacco, E.C., Grinyer, G.F., Abu-Nimeh, F., Ahn, T., Anvar, S., Arokiaraj, A., Ayyad, Y., Baba, H., Babo, M., Baron, P., Bazin, D., Beceiro-Novo, S., Belkhiria, C., Blaizot, M., Blank, B., Bradt, J., Cardella, G., Carpenter, L., Ceruti, S., De Filippo, E., Delagnes, E., De Luca, S., De Witte, H., Druillole, F., Duclos, B., Favela, F., Fritsch, A., Giovinazzo, J., Gueye, C., Isobe, T., Hellmuth, P., Huss, C., Lachacinski, B., Laffoley, A.T., Lebertre, G., Legeard, L., Lynch, W.G., Marchi, T., Martina, L., Maugeais, C., Mittig, W., Nalpas, L., Pagano, E.V., Pancin, J., Poleshchuk, O., Pedroza, J.L., Pibernat, J., Primault, S., Raabe, R., Raine, B., Rebii, A., Renaud, M., Roger, T., Roussel-Chomaz, P., Russotto, P., Saccà, G., Saillant, F., Sizun, P., Suzuki, D., Swartz, J.A., Tizon, A., Trifiró, A., Usher, N., Wittwer, G., Yang, J.C.
Format: Journal Article
Language:English
Published: Elsevier B.V 11-04-2018
Elsevier
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:General Electronics for TPCs (GET) is a generic, reconfigurable and comprehensive electronics and data-acquisition system for nuclear physics instrumentation of up to 33792 channels. The system consists of a custom-designed ASIC for signal processing, front-end cards that each house 4 ASIC chips and digitize the data in parallel through 12-bit ADCs, concentration boards to read and process the digital data from up to 16 ASICs, a 3-level trigger and master clock module to trigger the system and synchronize the data, as well as all of the associated firmware, communication and data-acquisition software. An overview of the system including its specifications and measured performances are presented.
ISSN:0168-9002
1872-9576
DOI:10.1016/j.nima.2018.01.020