Efficient hardware implementation and analysis of true random‐number generator based on beta source
This paper presents an efficient hardware random‐number generator based on a beta source. The proposed generator counts the values of “0” and “1” and provides a method to distinguish between pseudo‐random and true random numbers by comparing them using simple cumulative operations. The random‐number...
Saved in:
Published in: | ETRI journal Vol. 42; no. 4; pp. 518 - 526 |
---|---|
Main Authors: | , , , , , |
Format: | Journal Article |
Language: | English |
Published: |
Electronics and Telecommunications Research Institute (ETRI)
01-08-2020
한국전자통신연구원 |
Subjects: | |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | This paper presents an efficient hardware random‐number generator based on a beta source. The proposed generator counts the values of “0” and “1” and provides a method to distinguish between pseudo‐random and true random numbers by comparing them using simple cumulative operations. The random‐number generator produces labeled data indicating whether the count value is a pseudo‐ or true random number according to its bit value based on the generated labeling data. The proposed method is verified using a system based on Verilog RTL coding and LabVIEW for hardware implementation. The generated random numbers were tested according to the NIST SP 800‐22 and SP 800‐90B standards, and they satisfied the test items specified in the standard. Furthermore, the hardware is efficient and can be used for security, artificial intelligence, and Internet of Things applications in real time. |
---|---|
Bibliography: | Funding information This work was supported by the Nuclear Research and Development Project grant funded by the Korean government [20JS1100, Random number generation circuit development and integration technology development]. https://doi.org/10.4218/etrij.2020-0083 |
ISSN: | 1225-6463 2233-7326 |
DOI: | 10.4218/etrij.2020-0083 |