Associative controlling of monolithic parallel processor architectures

• Published in: IEEE transactions on circuits and systems for video technology Vol. 5; no. 5; pp. 453 - 464
• Main Authors: Gehrke, W., Gaedke, K.
• Format: Journal Article
• Language: English
• Published: IEEE 01-10-1995
• Subjects: Costs; Economic forecasting; Hardware; Parallel architectures; Power generation economics; Signal processing; Signal processing algorithms; Silicon; Source coding; Very large scale integration
• ISSN: 1051-8215; 1558-2205
• DOI: 10.1109/76.473558

The VLSI implementation of monolithic parallel processor architectures is supported by the ongoing progress of semiconductor technology. Nevertheless, a cost efficient realization of flexible parallel processors, suitable for a broad range of video processing applications, requires efficient schemes for controlling of the provided parallel data paths. Therefore, a novel associative controlling scheme is presented. This approach enables an efficient implementation of monolithic parallel processors at reasonable hardware cost. The paper presents performance data of associative controlling based on a simplified model in comparison to alternative controlling schemes, like SIMD, MIMD, SPMD, and MSIMD. Furthermore, an overview of the architecture of the currently developed associatively controlled PRISMA video signal processor is given.< >