Controllability Analysis and Controller Design of Higher Order Novel Switched Inductor-Capacitor DC-DC Converters
Performance analysis and controller design of novel switched inductor-capacitor high gain DC-DC converters that are formed by a switch-diode-inductor-capacitor network (SDLCN), viz., converter A and converter B are presented in this paper. Using the proposed structure of the components to form the S...
Saved in:
Published in: | IEEE transactions on industrial electronics (1982) Vol. 71; no. 6; pp. 1 - 10 |
---|---|
Main Authors: | , , |
Format: | Journal Article |
Language: | English |
Published: |
New York
IEEE
01-06-2024
The Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Subjects: | |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Summary: | Performance analysis and controller design of novel switched inductor-capacitor high gain DC-DC converters that are formed by a switch-diode-inductor-capacitor network (SDLCN), viz., converter A and converter B are presented in this paper. Using the proposed structure of the components to form the SDLCN, the converters A and B have continuous input current, better efficiency due to lower voltage and current stress, and minimum component count compared to some of the conventional DC-DC converters. To analyze the controllability of these converters, a switched linear system model is developed for the proposed converters. For better accuracy, the effect of parasitic elements is considered in the model. The controllability is validated by experiments on a 380 V, 50 kHz, 200 W laboratory prototype. From the switched linear system model, a small signal model and nominal transfer functions are obtained, and validated experimentally. Using the stability boundary locus technique and Kharitonov's first method, the PI controllers are designed. This technique selects a resilient performance zone for closed loop converter operation by considering source and load side disturbances. The developed PI controllers are implemented in the Xilinx System Generator (XSG) and the closed-loop performance is validated experimentally. |
---|---|
ISSN: | 0278-0046 1557-9948 |
DOI: | 10.1109/TIE.2023.3290234 |