Path selection and pattern generation for dynamic timing analysis considering power supply noise effects

• Published in: Digest of technical papers - IEEE/ACM International Conference on Computer-Aided Design pp. 493 - 496
• Main Authors: Jing-Jia Liou, Krstic, A., Yi-Min Jiang, Kwang-Ting Cheng
• Format: Conference Proceeding Journal Article
• Language: English
• Published: IEEE 2000
• Subjects: Circuit noise; Circuit optimization; Crosstalk; Delay effects; Integrated circuit interconnections; Pattern analysis; Power generation; Power supplies; Propagation delay; Timing
• ISBN: 9780780364455; 0780364457
• ISSN: 1092-3152; 1558-2434
• DOI: 10.1109/ICCAD.2000.896521

Noise effects such as power supply and crosstalk can significantly affect the performance of deep submicron designs. These delay effects are highly input pattern dependent. Existing path selection and timing analysis techniques cannot capture the effects of noise on cell/interconnect delays. Therefore, the selected critical paths may not be the longest paths and predicted circuit performance might not reflect the worst-case circuit delay. In this paper, we propose a path selection technique that can consider power supply noise effects on the propagation delays. Next, for the selected critical paths, we propose a pattern generation technique for dynamic timing analysis such that the patterns produce the worst-case power supply noise effects on the delays of these paths. Our experimental results demonstrate the difference in estimated circuit performance for the case when power supply noise effects are considered vs. when these effects are ignored. Thus, they validate the need for considering power supply noise effects on delays during path selection and dynamic timing analysis.