A Current-Adjusting Auto-Zeroing Technique for DC-Offset and Flicker-Noise Cancellation

This article presents a current-adjusting auto-zeroing (CAAZ) scheme that overcomes the critical shortcomings of state-of-the-art auto-zero-based offset and low-frequency noise cancellation methods. The proposed technique appropriately adjusts the bias current of individual branches within the ampli...

Full description

Saved in:

Bibliographic Details
Published in:	IEEE transactions on very large scale integration (VLSI) systems Vol. 31; no. 12; pp. 1950 - 1959
Main Authors:	Safiallah, Mahyar, Danesh, Ahmad Reza, Pu, Haoran, Heydari, Payam
Format:	Journal Article
Language:	English
Published:	New York IEEE 01-12-2023 The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subjects:	Auto-zero (AZ) amplifier auto-zero technique Capacitors Cascode devices dc-offset cancellation Differential amplifiers Feedback loops LF noise Logic gates Low-frequency noise Manganese MOSFET Stability Voltage
Online Access:	Get full text
Tags:	Add Tag No Tags, Be the first to tag this record!

Abstract	This article presents a current-adjusting auto-zeroing (CAAZ) scheme that overcomes the critical shortcomings of state-of-the-art auto-zero-based offset and low-frequency noise cancellation methods. The proposed technique appropriately adjusts the bias current of individual branches within the amplifier to cancel dc offset and low-frequency noise. The CAAZ method does not suffer from thermal-noise increase due to input signal division and stability issues encountered in input auto-zero (IAZ) or limited allowable gain and input swing experienced in the output auto-zero (OAZ) method. Moreover, it does not create any feedback loop during its operation phases and, thus, does not impose additional stability restrictions on the amplifier within which it is being used. Two differential amplifiers, a single-stage differential amplifier (SSDA) and a folded-cascode amplifier (FCA), employing the proposed CAAZ technique, are designed and simulated in a standard 180-nm CMOS process. Simulation results verify the higher performance of the proposed CAAZ compared to the conventional counterparts.
AbstractList	This article presents a current-adjusting auto-zeroing (CAAZ) scheme that overcomes the critical shortcomings of state-of-the-art auto-zero-based offset and low-frequency noise cancellation methods. The proposed technique appropriately adjusts the bias current of individual branches within the amplifier to cancel dc offset and low-frequency noise. The CAAZ method does not suffer from thermal-noise increase due to input signal division and stability issues encountered in input auto-zero (IAZ) or limited allowable gain and input swing experienced in the output auto-zero (OAZ) method. Moreover, it does not create any feedback loop during its operation phases and, thus, does not impose additional stability restrictions on the amplifier within which it is being used. Two differential amplifiers, a single-stage differential amplifier (SSDA) and a folded-cascode amplifier (FCA), employing the proposed CAAZ technique, are designed and simulated in a standard 180-nm CMOS process. Simulation results verify the higher performance of the proposed CAAZ compared to the conventional counterparts.
Author	Danesh, Ahmad Reza Heydari, Payam Safiallah, Mahyar Pu, Haoran
Author_xml	– sequence: 1 givenname: Mahyar orcidid: 0009-0002-3421-0682 surname: Safiallah fullname: Safiallah, Mahyar email: msafiall@uci.edu organization: Nanoscale Communication Integrated Circuits (NCIC) Labs, Center for Pervasive Communication and Computing, University of California, Irvine, CA, USA – sequence: 2 givenname: Ahmad Reza orcidid: 0000-0001-5462-0289 surname: Danesh fullname: Danesh, Ahmad Reza organization: Nanoscale Communication Integrated Circuits (NCIC) Labs, Center for Pervasive Communication and Computing, University of California, Irvine, CA, USA – sequence: 3 givenname: Haoran orcidid: 0000-0002-6787-5907 surname: Pu fullname: Pu, Haoran organization: Empower Semiconductor, San Jose, CA, USA – sequence: 4 givenname: Payam orcidid: 0000-0002-1008-1559 surname: Heydari fullname: Heydari, Payam organization: Nanoscale Communication Integrated Circuits (NCIC) Labs, Center for Pervasive Communication and Computing, University of California, Irvine, CA, USA
BookMark	eNpNkE1PwzAMhiM0JMbgDyAOlThn5KtNcqwKg0kTOzBA4lKF1IWOkYykPfDvydgO-GJb8mu_fk7RyHkHCF1QMqWU6OvV8-JxPmWE8SnnlEotjtCY5rnEOsUo1aTgWDFKTtBpjGtCqBCajNFLmVVDCOB6XDbrIfade8_Koff4FYLfNSuwH677HiBrfchuKrxs2wh9ZlyTzTad_YSAH3wXIauMs7DZmL7z7gwdt2YT4fyQJ-hpdruq7vFieTevygW2TMge56KQPNlNbiRpQGuhuTJaKAuCGaWoZNIKAC0Mo1ZJXhS55MS-NSp91DZ8gq72e7fBJ4-xr9d-CC6drJnSOaGUcp6m2H7KBh9jgLbehu7LhJ-aknoHsP4DWO8A1geASXS5F3UA8E_AciWI4L_Remxw
CODEN	IEVSE9
Cites_doi	10.1109/ISSCC.2002.993094 10.1109/ISCAS51556.2021.9401595 10.1109/TBCAS.2015.2417124 10.1109/4.535417 10.1109/5.542410 10.1109/ISSCC42615.2023.10067656 10.1109/JSSC.2021.3127462 10.1109/CICC57935.2023.10121211 10.1109/JSSC.2009.2015810 10.1109/JSSC.2010.2060253 10.1109/TCSII.2023.3291375 10.1109/TCSII.2023.3298890 10.1109/4.890300 10.1109/4.173122 10.1109/JSSC.2021.3108578
ContentType	Journal Article
Copyright	Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023
Copyright_xml	– notice: Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023
DBID	97E RIA RIE AAYXX CITATION 7SP 8FD L7M
DOI	10.1109/TVLSI.2023.3311794
DatabaseName	IEEE All-Society Periodicals Package (ASPP) 2005-present IEEE All-Society Periodicals Package (ASPP) 1998-Present IEEE Electronic Library Online CrossRef Electronics & Communications Abstracts Technology Research Database Advanced Technologies Database with Aerospace
DatabaseTitle	CrossRef Technology Research Database Advanced Technologies Database with Aerospace Electronics & Communications Abstracts
DatabaseTitleList	Technology Research Database
Database_xml	– sequence: 1 dbid: RIE name: IEEE Electronic Library Online url: http://ieeexplore.ieee.org/Xplore/DynWel.jsp sourceTypes: Publisher
DeliveryMethod	fulltext_linktorsrc
Discipline	Engineering
EISSN	1557-9999
EndPage	1959
ExternalDocumentID	10_1109_TVLSI_2023_3311794 10258404
Genre	orig-research
GrantInformation_xml	– fundername: National Science Foundation Frontier Award grantid: NSF CNS 1646275 funderid: 10.13039/100000001
GroupedDBID	-~X .DC 0R~ 29I 3EH 4.4 5GY 5VS 6IK 97E AAJGR AASAJ AAYOK ABFSI ABQJQ ACGFS ACIWK AENEX AETIX AI. AIBXA AKJIK ALLEH ALMA_UNASSIGNED_HOLDINGS ATWAV BEFXN BFFAM BGNUA BKEBE BPEOZ CS3 DU5 E.L EBS EJD HZ~ H~9 ICLAB IEDLZ IFIPE IFJZH IPLJI JAVBF LAI M43 O9- OCL P2P RIA RIC RIE RIG RNS TN5 VH1 AAYXX CITATION 7SP 8FD L7M
ID	FETCH-LOGICAL-c247t-5467317914470de994938a948ce42a881727c4ee94a21c873665730cbd8106fd3
IEDL.DBID	RIE
ISSN	1063-8210
IngestDate	Thu Oct 10 17:16:13 EDT 2024 Fri Aug 23 01:11:18 EDT 2024 Mon Nov 04 11:48:24 EST 2024
IsPeerReviewed	true
IsScholarly	true
Issue	12
Language	English
LinkModel	DirectLink
MergedId	FETCHMERGED-LOGICAL-c247t-5467317914470de994938a948ce42a881727c4ee94a21c873665730cbd8106fd3
ORCID	0009-0002-3421-0682 0000-0002-6787-5907 0000-0002-1008-1559 0000-0001-5462-0289
PQID	2895011133
PQPubID	85424
PageCount	10
ParticipantIDs	crossref_primary_10_1109_TVLSI_2023_3311794 proquest_journals_2895011133 ieee_primary_10258404
PublicationCentury	2000
PublicationDate	2023-12-01
PublicationDateYYYYMMDD	2023-12-01
PublicationDate_xml	– month: 12 year: 2023 text: 2023-12-01 day: 01
PublicationDecade	2020
PublicationPlace	New York
PublicationPlace_xml	– name: New York
PublicationTitle	IEEE transactions on very large scale integration (VLSI) systems
PublicationTitleAbbrev	TVLSI
PublicationYear	2023
Publisher	IEEE The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher_xml	– name: IEEE – name: The Institute of Electrical and Electronics Engineers, Inc. (IEEE)
References	ref12 ref14 ref20 ref11 ref10 razavi (ref4) 2017 ref2 ref1 ref17 ref16 papoulis (ref18) 2002 ref19 ref8 ref7 ref9 ref3 ref5 enz (ref13) 1989 huang (ref6) 2001 rooijers (ref15) 2018
References_xml	– ident: ref16 doi: 10.1109/ISSCC.2002.993094 – ident: ref19 doi: 10.1109/ISCAS51556.2021.9401595 – ident: ref10 doi: 10.1109/TBCAS.2015.2417124 – ident: ref17 doi: 10.1109/4.535417 – year: 2002 ident: ref18 publication-title: Probability random variables and stochastic processes contributor: fullname: papoulis – ident: ref7 doi: 10.1109/5.542410 – ident: ref12 doi: 10.1109/ISSCC42615.2023.10067656 – start-page: 50 year: 2018 ident: ref15 article-title: A quiet digitally assisted auto-zero-stabilized voltage buffer with 0.6 pA input current and 0.6pV offset publication-title: IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers contributor: fullname: rooijers – ident: ref9 doi: 10.1109/JSSC.2021.3127462 – year: 2017 ident: ref4 publication-title: Design of Analog CMOS Integrated Circuits contributor: fullname: razavi – ident: ref1 doi: 10.1109/CICC57935.2023.10121211 – ident: ref3 doi: 10.1109/JSSC.2009.2015810 – ident: ref8 doi: 10.1109/JSSC.2010.2060253 – ident: ref14 doi: 10.1109/TCSII.2023.3291375 – start-page: 362 year: 2001 ident: ref6 article-title: A 200 nV offset 6.5 nV/vHz noise PSD 5.6 kHz chopper instrumentation amplifier in 1 ?m digital CMOS publication-title: IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers contributor: fullname: huang – ident: ref20 doi: 10.1109/TCSII.2023.3298890 – ident: ref5 doi: 10.1109/4.890300 – year: 1989 ident: ref13 article-title: High-precision CMOS amplifiers contributor: fullname: enz – ident: ref11 doi: 10.1109/4.173122 – ident: ref2 doi: 10.1109/JSSC.2021.3108578
SSID	ssj0014490
Score	2.437682
Snippet	This article presents a current-adjusting auto-zeroing (CAAZ) scheme that overcomes the critical shortcomings of state-of-the-art auto-zero-based offset and...
SourceID	proquest crossref ieee
SourceType	Aggregation Database Publisher
StartPage	1950
SubjectTerms	Auto-zero (AZ) amplifier auto-zero technique Capacitors Cascode devices dc-offset cancellation Differential amplifiers Feedback loops LF noise Logic gates Low-frequency noise Manganese MOSFET Stability Voltage
Title	A Current-Adjusting Auto-Zeroing Technique for DC-Offset and Flicker-Noise Cancellation
URI	https://ieeexplore.ieee.org/document/10258404 https://www.proquest.com/docview/2895011133
Volume	31
hasFullText	1
inHoldings	1
isFullTextHit
isPrint
link	http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LT8MwDI7YTnDgOcRgoBy4oYyuSUlyrPYQSGgcNh7iUrWJi4amFq3t_ydJu2kIceDWSk1V2Yntr7Y_I3RtIgrOdGA7lnlMWJIOiEyYIEHiDRKeCC8FNzphxqdvYjS2NDlk0wsDAK74DPr20uXyda4q-6vMnHDf-EvL_tniUtTNWpuUAWOyph64o0QYILPukPHk7fzlcfbQt4PC-5Q6TrQfXsiNVflli52DmRz889MO0X4TSeKwVv0R2oHsGO1t8QueoNcQN_xLJNSfdm5X9oHDqszJO6xyezNfU7hiE7zi0ZA8pWkBJY4zjSfLha25INN8UQAe2u2xrCvnOuh5Mp4P70kzSYEon_GSBMYcUktEyhj3NEjJJBWxZEIB82MhbBSjGIBksT9QglObj6GeSrQw8kw1PUXtLM_gDGEGPgXj1TkY5MaVTrifQuq7jFzKmOqim7Vko6-aMCNyQMOTkdNDZPUQNXrooo6V5daTtRi7qLfWRtQcqiIy2DAw5sig6vM_ll2gXfv2utykh9rlqoJL1Cp0deU2yzdWvrlS
link.rule.ids	315,782,786,798,27933,27934,54767
linkProvider	IEEE
linkToHtml	http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LT8MwDI5gHIADzyEGA3LghjK6xl2S47QxbWKMw8ZDXKq2cREItWiP_0-SdhMIceDWSo1a2Yntr7Y_E3JpIgoBOrAdyyJiEKdNpmKQLIi9Zixi6aXoRieMxehZdm8sTQ5b9cIgois-w4a9dLl8nScL-6vMnHDf-EvL_rkRgGiJol1rlTQAUAX5QIszaaDMskfGU9eTx-F40LCjwhucO1a0H37IDVb5ZY2di-nt_vPj9shOGUvSdqH8fbKG2QHZ_sYweEie2rRkYGJt_W4nd2WvtL2Y5-wFp7m9mSxJXKkJX2m3w-7TdIZzGmWa9j7ebNUFG-VvM6Qdu0E-itq5Knno3Uw6fVbOUmCJD2LOAmMQuaUiBRCeRqVAcRkpkAmCH0lp45gEEBVEfjORgtuMDPeSWEsjz1TzI1LJ8gyPCQX0ORq_LtBgN5HoWPgppr7LyaUASY1cLSUbfhaUGaGDGp4KnR5Cq4ew1EONVK0svz1ZiLFG6ktthOWxmoUGHQbGIBlcffLHsguy2Z_cDcPhYHR7Srbsm4rikzqpzKcLPCPrM704dxvnC0ibvKM
openUrl	ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=A+Current-Adjusting+Auto-Zeroing+Technique+for+DC-Offset+and+Flicker-Noise+Cancellation&rft.jtitle=IEEE+transactions+on+very+large+scale+integration+%28VLSI%29+systems&rft.au=Safiallah%2C+Mahyar&rft.au=Danesh%2C+Ahmad+Reza&rft.au=Pu%2C+Haoran&rft.au=Heydari%2C+Payam&rft.date=2023-12-01&rft.pub=IEEE&rft.issn=1063-8210&rft.volume=31&rft.issue=12&rft.spage=1950&rft.epage=1959&rft_id=info:doi/10.1109%2FTVLSI.2023.3311794&rft.externalDocID=10258404
thumbnail_l	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-8210&client=summon
thumbnail_m	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-8210&client=summon
thumbnail_s	http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-8210&client=summon