HwPMI : An Extensible Performance Monitoring Infrastructure for Improving Hardware Design and Productivity on FPGAs

• Published in: International journal of reconfigurable computing Vol. 2012; no. 2012; pp. 1 - 12
• Main Authors: Sass, Ron, French, Matthew, Steiner, Neil, Schmidt, Andrew G.
• Format: Journal Article
• Language: English
• Published: Cairo, Egypt Hindawi Puplishing Corporation 01-01-2012; Hindawi Publishing Corporation; Hindawi Limited
• Subjects: Computer programs; Design; Design engineering; Embedded systems; Field programmable gate arrays; Hardness; Hardware; Infrastructure; Monitoring; Monitors; Productivity; Software; Studies; Tasks
• ISSN: 1687-7195; 1687-7209
• DOI: 10.1155/2012/162404

Designing hardware cores for FPGAs can quickly become a complicated task, difficult even for experienced engineers. With the addition of more sophisticated development tools and maturing high-level language-to-gates techniques, designs can be rapidly assembled; however, when the design is evaluated on the FPGA, the performance may not be what was expected. Therefore, an engineer may need to augment the design to include performance monitors to better understand the bottlenecks in the system or to aid in the debugging of the design. Unfortunately, identifying what to monitor and adding the infrastructure to retrieve the monitored data can be a challenging and time-consuming task. Our work alleviates this effort. We present the Hardware Performance Monitoring Infrastructure (HwPMI), which includes a collection of software tools and hardware cores that can be used to profile the current design, recommend and insert performance monitors directly into the HDL or netlist, and retrieve the monitored data with minimal invasiveness to the design. Three applications are used to demonstrate and evaluate HwPMI’s capabilities. The results are highly encouraging as the infrastructure adds numerous capabilities while requiring minimal effort by the designer and low resource overhead to the existing design.