FPGA implementation of symbol timing synchronization for OFDM systems

FPGA implementation of symbol timing synchronization for OFDM systems

In this work, after some of the commonly used symbol timing synchronization algorithms used in orthogonal frequency division multiplexing systems are examined, a two-step (coarse and fine) symbol time offset (STO) correction algorithm based on Schmidl & Cox [1] approach is investigated in Simuli...

Full description

Saved in:
Bibliographic Details
Published in:2018 26th Signal Processing and Communications Applications Conference (SIU) pp. 1 - 4
Main Authors: Karakoc, Murat Can, Kirkaya, Emre, Ersoy, Ozgun, Sanli, Mahir, Cicek, Adem, Cavu, Enver, Ozyurt, Serdar, Gulden, Mehmet Ali
Format: Conference Proceeding
Language:English
Published: IEEE 01-05-2018
Subjects:
Field programmable gate arrays
FPGA
Hardware design languages
OFDM
Read only memory
Software packages
STO
Synchronization
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:In this work, after some of the commonly used symbol timing synchronization algorithms used in orthogonal frequency division multiplexing systems are examined, a two-step (coarse and fine) symbol time offset (STO) correction algorithm based on Schmidl & Cox [1] approach is investigated in Simulink model. Subsequently, relying on this Simulink model, the STO algorithm is implemented on ZYNQ ZC706 XC7Z045 FPGA working fully parallel at a clock rate of 200 MHz. The implementation results are compared with the other related studies in the literature.
DOI:10.1109/SIU.2018.8404694