Ternary regenerative CMOS logic circuits with high impedance output state

Principles and possibilities for design and implementation of ternary regenerative CMOS logic circuits with high impedance output state are described and proposed in the paper. Two principles of design and concrete implementations of such logic circuits are proposed and described: the simple circuit...

Full description

Saved in:
Bibliographic Details
Published in:2012 Mediterranean Conference on Embedded Computing (MECO) pp. 186 - 189
Main Authors: Bundalo, Z., Bundalo, D., Softic, Ferid, Kostadinovic, Miroslav, Pasalic, Drazen
Format: Conference Proceeding
Language:English
Published: IEEE 01-06-2012
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:Principles and possibilities for design and implementation of ternary regenerative CMOS logic circuits with high impedance output state are described and proposed in the paper. Two principles of design and concrete implementations of such logic circuits are proposed and described: the simple circuits with smaller number of transistors, and the buffer/driver circuits with decreased propagation delay time. All proposed and described solutions of the logic circuits have been analyzed by computer simulations. Some of simulation results confirming descriptions and conclusions are given in the paper.
ISBN:9781467323666
1467323667
ISSN:2377-5475