Mapping DSP applications on processor/coarse-grain reconfigurable array architectures

• Published in: 2006 IEEE International Symposium on Circuits and Systems (ISCAS) p. 4 pp.
• Main Authors: Galanis, M.D., Dimitroulakos, G., Goutis, C.E.
• Format: Conference Proceeding
• Language: English
• Published: IEEE 2006
• Subjects: Acceleration; Application software; Computer architecture; Digital signal processing; Hardware; Kernel; Logic arrays; Reconfigurable logic; Software performance; System-on-a-chip
• ISBN: 0780393899; 9780780393899
• ISSN: 0271-4302; 2158-1525
• DOI: 10.1109/ISCAS.2006.1693422

Results from mapping five real-world DSP applications on a system-on-chip that incorporates coarse-grain reconfigurable hardware with an instruction-set processor is presented. The reconfigurable logic is realized by a 2-dimensional array of processing elements. A mapping method for improving application's performance by accelerating critical software parts, called kernels, on the coarse-grain reconfigurable array is proposed. For mapping the detected kernels on the reconfigurable logic a priority-based mapping algorithm has been developed. Important overall application speedups, due to the kernels' acceleration, have been reported for the five applications. These overall performance improvements range from 1.27 to 3.07, with an average value of 2.16, relative to an all-software execution