Three-dimensional 35 nF/mm/sup 2/ MIM capacitors integrated in BiCMOS technology

Decoupling applications require high capacitance values. To optimize the chip performances, it appears particularly interesting to integrate them directly in interconnect levels, especially in BiCMOS technology. In order to reach this goal and minimize the area occupied by such devices, three-dimens...

Full description

Saved in:
Bibliographic Details
Published in:Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005 pp. 121 - 124
Main Authors: Bajolet, A., Giraudin, J.C., Rossato, C., Pinzelli, L., Bruyere, S., Cremer, S., Jagueneau, T., Delpech, P., Montes, L., Ghibaudo, G.
Format: Conference Proceeding
Language:English
Published: IEEE 2005
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Be the first to leave a comment!
You must be logged in first