Westmere: A family of 32nm IA processors

Westmere: A family of 32nm IA processors

Westmere is a family of next-generation IA processors for mobile, desktop and server segments on a second-generation high-¿ metalgate 32 nm process offering increased core count, cache size, and frequency within same power envelope as the previous generation with further improvements in power effici...

Full description

Saved in:
Bibliographic Details
Published in:2010 IEEE International Solid-State Circuits Conference - (ISSCC) pp. 96 - 97
Main Authors: Kurd, N.A., Bhamidipati, S., Mozak, C., Miller, J.L., Wilson, T.M., Nemani, M., Chowdhury, M.
Format: Conference Proceeding
Language:English
Published: IEEE 01-02-2010
Subjects:
Clocks
Driver circuits
Filters
Frequency
Jitter
Packaging
Phase locked loops
Power supplies
Random access memory
Voltage
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract Westmere is a family of next-generation IA processors for mobile, desktop and server segments on a second-generation high-¿ metalgate 32 nm process offering increased core count, cache size, and frequency within same power envelope as the previous generation with further improvements in power efficiency, rich set of new features, and support for low-voltage DDR3.
AbstractList Westmere is a family of next-generation IA processors for mobile, desktop and server segments on a second-generation high-¿ metalgate 32 nm process offering increased core count, cache size, and frequency within same power envelope as the previous generation with further improvements in power efficiency, rich set of new features, and support for low-voltage DDR3.
Author Bhamidipati, S.
Kurd, N.A.
Wilson, T.M.
Nemani, M.
Chowdhury, M.
Miller, J.L.
Mozak, C.
Author_xml – sequence: 1
  givenname: N.A.
  surname: Kurd
  fullname: Kurd, N.A.
  organization: Intel, Hillsboro, OR, USA
– sequence: 2
  givenname: S.
  surname: Bhamidipati
  fullname: Bhamidipati, S.
  organization: Intel, Hillsboro, OR, USA
– sequence: 3
  givenname: C.
  surname: Mozak
  fullname: Mozak, C.
  organization: Intel, Hillsboro, OR, USA
– sequence: 4
  givenname: J.L.
  surname: Miller
  fullname: Miller, J.L.
  organization: Intel, Hillsboro, OR, USA
– sequence: 5
  givenname: T.M.
  surname: Wilson
  fullname: Wilson, T.M.
  organization: Intel, Hillsboro, OR, USA
– sequence: 6
  givenname: M.
  surname: Nemani
  fullname: Nemani, M.
  organization: Intel, Hillsboro, OR, USA
– sequence: 7
  givenname: M.
  surname: Chowdhury
  fullname: Chowdhury, M.
  organization: Intel, Hillsboro, OR, USA
BookMark eNpFj01rwzAQRNU2gdpp_0B78bEXpatdSZF6M6YfhkAPCfQYbGUFLnEcrFzy7xtoIKdheMODycVkP-xZiCcFc6XAv9arVVXNEc7daNJAdCNypVFrC2TwVmRICyudBXt3BWQnIgPlSVpDMBWZU9Jq7RTcizylXwAw3rpMvPxwOvY88ltRFrHpu92pGGJBuO-LuiwO4xA4pWFMD2Iam13ix0vOxPrjfV19yeX3Z12VS9l5OErGbVDoMFrHRL7l4L2JsQVijLjwGlsHzrANjrfeBWx9aLQOEZVuz3Oaied_bcfMm8PY9c142lye0x_d80bY
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/ISSCC.2010.5434033
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library Online
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library Online
  url: http://ieeexplore.ieee.org/Xplore/DynWel.jsp
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 1424460352
9781424460366
1424460360
9781424460359
EISSN 2376-8606
EndPage 97
ExternalDocumentID 5434033
Genre orig-research
GroupedDBID 29G
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
ABLEC
ACGFS
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
IPLJI
JC5
M43
OCL
RIE
RIG
RIL
RIO
RNS
ID FETCH-LOGICAL-i90t-e2dc1282f68e339bec995ffb03e2f27942b8085e6c8ed98c2b9ca44cf214b9be3
IEDL.DBID RIE
ISBN 1424460336
9781424460335
ISSN 0193-6530
IngestDate Wed Jun 26 19:23:00 EDT 2024
IsPeerReviewed false
IsScholarly true
LCCN 81-644810
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i90t-e2dc1282f68e339bec995ffb03e2f27942b8085e6c8ed98c2b9ca44cf214b9be3
PageCount 2
ParticipantIDs ieee_primary_5434033
PublicationCentury 2000
PublicationDate 2010-Feb.
PublicationDateYYYYMMDD 2010-02-01
PublicationDate_xml – month: 02
  year: 2010
  text: 2010-Feb.
PublicationDecade 2010
PublicationTitle 2010 IEEE International Solid-State Circuits Conference - (ISSCC)
PublicationTitleAbbrev ISSCC
PublicationYear 2010
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0005968
ssj0000452641
Score 2.0592651
Snippet Westmere is a family of next-generation IA processors for mobile, desktop and server segments on a second-generation high-¿ metalgate 32 nm process offering...
SourceID ieee
SourceType Publisher
StartPage 96
SubjectTerms Clocks
Driver circuits
Filters
Frequency
Jitter
Packaging
Phase locked loops
Power supplies
Random access memory
Voltage
Title Westmere: A family of 32nm IA processors
URI https://ieeexplore.ieee.org/document/5434033
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwED5RJlh4tIi3PDAwYBpsx_GxVaVVuyCkdmCrEucsMTSp-vj_2ElaisTCZluW7dPJuvP5vu8AHmwmncsw5ZlLNFcUSY65I-6Ng4ul1ihdiHeMJsn7p3kbBJqcpx0Whoiq5DN6Ds3qLz8v7SaEyroBBhlJ2YJWgqbGau3iKYEaXKu99A6sYHDeg5FcxzLagrq0X0BvuZ6afrxF00TYHU8m_X6d8tVs96vuSmV2hif_O_ApdH7we-xjZ5nO4ICKczjeox5sw2MoKTP3c19Zj9VRDlY6JkUxZ-MeW9T4gXK56sB0OJj2R7ypmsC_MFpzErn1Nkc4bUhK9CpCjL06IknCCX_7RGa8m0XaGsrRWJGhTZWyTryozE-XF3BYlAVdAvOeX5zGVpN_xyqrtXF5ZlEZNKGfpFfQDiLPFjUvxqyR9vrv4Rs4qn_eQyrILRyulxu6g9Yq39xXmvwGBqmU5g
link.rule.ids 310,311,782,786,791,792,798,27934,54767
linkProvider IEEE
linkToHtml http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwED7RMgALjxbxxgMDA6bBdhybrSqtWlEqpHZgqxLnLDE0QX38f-wkLUViYbMty_bpZN35fN93AHcm4dYmOqaJjSQVGHCqU4vUGQcbcik1tz7e0R9How_10vU0OQ8bLAwiFsln-OibxV9-mpuVD5W1PAwy4LwGu6GIZFSitTYRFU8OLsVWgocugHDOh-FUhjxYw7qkW0Ku2Z6qfrjG0wS6NRiPO50y6ava8FfllcLw9A7_d-QjaP4g-Mj7xjYdww5mJ3CwRT7YgHtfVGbm5j6TNinjHCS3hLNsRgZt8lUiCPL5ogmTXnfS6dOqbgL91MGSIkuNszrMSoWca6ckrUOnkIAjs8zdP5Yo52ihNApTrQxLtImFMJY9icRN56dQz_IMz4A43y-MQyPRvWSFkVLZNDFaKK18P4rPoeFFnn6VzBjTStqLv4dvYa8_eRtOh4PR6yXsl__wPjHkCurL-QqvobZIVzeFVr8BHRWYNw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2010+IEEE+International+Solid-State+Circuits+Conference+-+%28ISSCC%29&rft.atitle=Westmere%3A+A+family+of+32nm+IA+processors&rft.au=Kurd%2C+N.A.&rft.au=Bhamidipati%2C+S.&rft.au=Mozak%2C+C.&rft.au=Miller%2C+J.L.&rft.date=2010-02-01&rft.pub=IEEE&rft.isbn=9781424460335&rft.issn=0193-6530&rft.eissn=2376-8606&rft.spage=96&rft.epage=97&rft_id=info:doi/10.1109%2FISSCC.2010.5434033&rft.externalDocID=5434033
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0193-6530&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0193-6530&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0193-6530&client=summon