Design of stable 700V Lateral MOSFET for new generation, low-cost off-line SMPS

Design of stable 700V Lateral MOSFET for new generation, low-cost off-line SMPS

Design of 700V Lateral MOSFET integrated in a BiCMOS process has been optimized to improve the stability of its on-state characteristics during lifetime stress. This has enabled new generation off-line SMPS ICs with primary side feedback that has much higher level of system integration compared to e...

Full description

Saved in:
Bibliographic Details
Published in:2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD) pp. 269 - 272
Main Authors: Banerjee, S, Parthasarathy, V, Manley, M
Format: Conference Proceeding
Language:English
Published: IEEE 01-06-2010
Subjects:
BiCMOS integrated circuits
Design optimization
MOSFET circuits
Output feedback
Power generation
Power MOSFET
Pulse width modulation
Stability
Switched-mode power supply
Topology
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract Design of 700V Lateral MOSFET integrated in a BiCMOS process has been optimized to improve the stability of its on-state characteristics during lifetime stress. This has enabled new generation off-line SMPS ICs with primary side feedback that has much higher level of system integration compared to earlier generation products.
AbstractList Design of 700V Lateral MOSFET integrated in a BiCMOS process has been optimized to improve the stability of its on-state characteristics during lifetime stress. This has enabled new generation off-line SMPS ICs with primary side feedback that has much higher level of system integration compared to earlier generation products.
Author Manley, M
Parthasarathy, V
Banerjee, S
Author_xml – sequence: 1
  givenname: S
  surname: Banerjee
  fullname: Banerjee, S
  email: sujit.banerjee@powerint.com
  organization: Power Integrations, San Jose, CA, USA
– sequence: 2
  givenname: V
  surname: Parthasarathy
  fullname: Parthasarathy, V
  organization: Power Integrations, San Jose, CA, USA
– sequence: 3
  givenname: M
  surname: Manley
  fullname: Manley, M
  organization: Power Integrations, San Jose, CA, USA
BookMark eNotjNtKw0AURUetYFv7Bb7MBzgwlzOX8yj1CikRUnwtk-akROJEMoHi3xvQ_bJhL_ZasUUaEl2wDfoAIbjgpEO8ZEuF4ITUUl2xlQIN4L0KejED6YxwwcIN2-T8KeeA1V7LJSsfKXenxIeW5ynWPXEv5Qcv4kRj7PmurJ6f9rwdRp7ozE-U5nnqhnTP--EsjkOe5msr-i4Rr3bv1S27bmOfafPfa7afBdtXUZQvb9uHQnQoJ2GssTWC0aSa0LraGEJ0DWLjo0eHRmKE4BWZJoACiPXRgKUGySpSPpg1u_vTdkR0-B67rzj-HKwFg6jMLwL3THw
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library Online
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library Online
  url: http://ieeexplore.ieee.org/Xplore/DynWel.jsp
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 9784886860699
4886860699
EISSN 1946-0201
EndPage 272
ExternalDocumentID 5543991
Genre orig-research
GroupedDBID -~X
29P
6IE
6IH
6IL
6IN
ABLEC
ADZIZ
AFFNX
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
JC5
OCL
RIE
RIL
RIO
ID FETCH-LOGICAL-i90t-3535b9432e1d8f6b33e996d99d7a7969309a4871e3d84144abc345ed9e51e1783
IEDL.DBID RIE
ISBN 1424477182
9781424477180
ISSN 1063-6854
IngestDate Wed Jun 26 19:24:21 EDT 2024
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i90t-3535b9432e1d8f6b33e996d99d7a7969309a4871e3d84144abc345ed9e51e1783
PageCount 4
ParticipantIDs ieee_primary_5543991
PublicationCentury 2000
PublicationDate 2010-June
PublicationDateYYYYMMDD 2010-06-01
PublicationDate_xml – month: 06
  year: 2010
  text: 2010-June
PublicationDecade 2010
PublicationTitle 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD)
PublicationTitleAbbrev ISPSD
PublicationYear 2010
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0000452720
ssj0053151
Score 1.843134
Snippet Design of 700V Lateral MOSFET integrated in a BiCMOS process has been optimized to improve the stability of its on-state characteristics during lifetime...
SourceID ieee
SourceType Publisher
StartPage 269
SubjectTerms BiCMOS integrated circuits
Design optimization
MOSFET circuits
Output feedback
Power generation
Power MOSFET
Pulse width modulation
Stability
Switched-mode power supply
Topology
Title Design of stable 700V Lateral MOSFET for new generation, low-cost off-line SMPS
URI https://ieeexplore.ieee.org/document/5543991
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA62J734aMU3OXhsdHcn2yRn2-LB2sIW8VaSzawIpSt94N93sttWBS_eNguBkISZ75vMfMPYrUMIkiep8BYSIfOE7GBchCxzLTFBSAgqhdBFpp5fda8fZHI6u1oYRKySz_AufFZv-b7M1yFUdk-uj_wpcZ2GMrqu1drFU4I0uArQp7bCdLWq1ovEeEB0dSq3RV2KjHGy1XrajKNfrVUqzzI4_N-ajlj7u0SPj3fO55jt4fyEHfxQF2yxUa_KzuBlwQkCuhlyFUUv_MmGouMZH46yQX_CCbRygtb8rdKfDsfU4bPyU-TlckVTCxFwKM-G46zNJjTh4VFs-ieIdxOtBKSQOiMhwdjrousAkMiNN8Yrq0xogWgs0ZUYwWtJvMq6HGSK3mAaY6w0nLLmvJzjGePWGVd41TUavZQFOHDWEXkGlxfSWn3OWmFnph-1QsZ0sykXf_--ZPv1G3yIZVyx5mqxxmvWWPr1TXWmX8q4m5I
link.rule.ids 310,311,782,786,791,792,798,54767
linkProvider IEEE
linkToHtml http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LSwMxEA5aD-rFRyu-zcFjo7ub7CY525aKfcEW8VaSzawIpSu2xb_vZLetCl68bRYCIQkz3zeZ-YaQWwvcS57EzBkeMZFFaAfD3GeZKwER8Aihkg9dpHLwolptL5PT3NTCAECZfAZ3_rN8y3dFtvShsnt0fehPkevsxEImsqrW2kRUvDi49OCnssN4ucrmi8h5OEtULNZlXRLNcbRWe1qNg1_NVUrf0jn436oOSeO7SI-ONu7niGzB7Jjs_9AXrJNhq8zPoEVOEQTaKVAZBM-0Z3zZ8ZT2h2mnPaYIWymCa_paKlD7g2rSafHJsmK-wKk580iUpv1R2iBjnPDQZasOCuxNBwvGYx5bLXgEoVN5YjkHpDdOayeN1L4JojZIWELgTglkVsZmXMTgNMQhhFLxE1KbFTM4JdRYbXMnE63ACZFzy62xSJ-5zXJhjDojdb8zk_dKI2Oy2pTzv3_fkN3uuN-b9B4HTxdkr3qR95GNS1JbfCzhimzP3fK6PN8vMz2e4w
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2010+22nd+International+Symposium+on+Power+Semiconductor+Devices+%26+IC%27s+%28ISPSD%29&rft.atitle=Design+of+stable+700V+Lateral+MOSFET+for+new+generation%2C+low-cost+off-line+SMPS&rft.au=Banerjee%2C+S&rft.au=Parthasarathy%2C+V&rft.au=Manley%2C+M&rft.date=2010-06-01&rft.pub=IEEE&rft.isbn=9781424477180&rft.issn=1063-6854&rft.eissn=1946-0201&rft.spage=269&rft.epage=272&rft.externalDocID=5543991
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1063-6854&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1063-6854&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1063-6854&client=summon