A comparative analysis of high-speed digital test techniques
Testing of high performance integrated circuits is becoming increasingly a challenging task owing to higher clock frequencies and non availability/economical of VLSI testers. We outline a DFT strategy such that high performance devices can be tested on relatively low performance testers. Various imp...
Saved in:
Published in: | Engineering Solutions for the Next Millennium. 1999 IEEE Canadian Conference on Electrical and Computer Engineering (Cat. No.99TH8411) Vol. 1; pp. 379 - 384 vol.1 |
---|---|
Main Authors: | , |
Format: | Conference Proceeding |
Language: | English |
Published: |
IEEE
1999
|
Subjects: | |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Abstract | Testing of high performance integrated circuits is becoming increasingly a challenging task owing to higher clock frequencies and non availability/economical of VLSI testers. We outline a DFT strategy such that high performance devices can be tested on relatively low performance testers. Various implementation aspects of this technique are also addressed. |
---|---|
AbstractList | Testing of high performance integrated circuits is becoming increasingly a challenging task owing to higher clock frequencies and non availability/economical of VLSI testers. We outline a DFT strategy such that high performance devices can be tested on relatively low performance testers. Various implementation aspects of this technique are also addressed. |
Author | Sachdev, M. Shashaani, M. |
Author_xml | – sequence: 1 givenname: M. surname: Sachdev fullname: Sachdev, M. organization: Dept. of Electr. & Comput. Eng., Waterloo Univ., Ont., Canada – sequence: 2 givenname: M. surname: Shashaani fullname: Shashaani, M. |
BookMark | eNotj91KwzAYQINOcJ0-gF7lBVq__DUJeDNK_YGBN7sfX5tkjXRtbaqwt1eYN-fcHTgZWQ3j4Al5YFAwBvapquqqLpi1tjCgOTdXZM2VLnMNsrwmGWgDQilt-YqswUjItTb2lmQpfQKANKVck-ctbcfThDMu8cdTHLA_p5joGGgXj12eJu8ddfEYF-zp4tPyh7Yb4te3T3fkJmCf_P2_N2T_Uu-rt3z38fpebXd5NHrJnWagmbQqCHQll8Io10jFgCGyxgrT8tK01unQSOd8UzpouJKI6IO0gYsNebxko_f-MM3xhPP5cHkWv0zrSxs |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/CCECE.1999.807228 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library Online IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Electronic Library Online url: http://ieeexplore.ieee.org/Xplore/DynWel.jsp sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EISSN | 2576-7046 |
EndPage | 384 vol.1 |
ExternalDocumentID | 807228 |
Genre | orig-research |
GroupedDBID | 29F 6IE 6IF 6IH 6IK 6IL 6IM 6IN AAJGR ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IJVOP IPLJI M43 OCL RIE RIL RNS |
ID | FETCH-LOGICAL-i87t-d71071495f3ad624385db45101aa1b938c268c9d7fb4ddeb6d0b254aaaef49f23 |
IEDL.DBID | RIE |
ISBN | 0780355792 9780780355798 |
ISSN | 0840-7789 |
IngestDate | Wed Jun 26 19:27:15 EDT 2024 |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i87t-d71071495f3ad624385db45101aa1b938c268c9d7fb4ddeb6d0b254aaaef49f23 |
ParticipantIDs | ieee_primary_807228 |
PublicationCentury | 1900 |
PublicationDate | 19990000 |
PublicationDateYYYYMMDD | 1999-01-01 |
PublicationDate_xml | – year: 1999 text: 19990000 |
PublicationDecade | 1990 |
PublicationTitle | Engineering Solutions for the Next Millennium. 1999 IEEE Canadian Conference on Electrical and Computer Engineering (Cat. No.99TH8411) |
PublicationTitleAbbrev | CCECE |
PublicationYear | 1999 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
SSID | ssj0004864 ssj0000454847 |
Score | 1.2864943 |
Snippet | Testing of high performance integrated circuits is becoming increasingly a challenging task owing to higher clock frequencies and non availability/economical... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 379 |
SubjectTerms | Circuit testing Clocks Costs Frequency Integrated circuit testing Logic testing Manufacturing Ring oscillators Timing Very large scale integration |
Title | A comparative analysis of high-speed digital test techniques |
URI | https://ieeexplore.ieee.org/document/807228 |
Volume | 1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlZ09T8MwEIZPtBMsQCniWx5YTR3Hic8SCwqpOiEkOrBVduygLmlF2_9f20lbkFjYkkhRIl_i8935fQ7gMbHaxx21oz56qKhwuaZ-GSEpN7URTjimo4p_8iHfPvG1FDvOdtTCOOfi5jP3FA5jLd8uqk1IlY2QSc6xBz2psJVq7dMpgSQXC347SSS25CgMG-YkqhixI_PeVSregXd259hVOxOmRkVRFmWQ8PlPKD7tV9eV6HTGp_963TMYHsR75H3vls7hyDUDOPnBHbyA5xdSHajfRHdgErKoScAX09XS30zs_Ct0FCF-Mbome9bragjTcTktJrRro0DnKNfU-jWEDHFQnWqbc5FiZo0Iv6LWiVEpVjzHSlnpjePnOpNbZnzUqLV2tVA1Ty-h3ywadwXEzw1WZQoNN6k3Y6YdomW5zTB6fnYNgzAKs2ULypi1A3Dz59VbOG4JCCGbcQf99ffG3UNvZTcP0bJboUicEA |
link.rule.ids | 310,311,782,786,791,792,798,4054,4055,27934,54767 |
linkProvider | IEEE |
linkToHtml | http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlZ09T8MwEIZPtAzAApQivvHAapo6TnyWWFBIVUSpkOjAVtmxg7q0FW3_P7aTtiCxsCWRokS-xOe78_scwF3XKBd3lJa66KGg3KaKumWEoEyXmltuIxVU_P13MfzAp5yvOdtBC2OtDZvP7L0_DLV8MytWPlXWwUgwhg3YTbhIRSXW2iRUPEsulPzWokis2FHot8wJlCFmx8j5VyFZjd5Zn2Nd7-xGspNleZZ7EZ_7iMLzfvVdCW6nd_ivFz6C9la-R942jukYduy0BQc_yIMn8PBIii33m6gaTUJmJfEAY7qYu5uJmXz6niLELUeXZEN7XbRh1MtHWZ_WjRToBMWSGreKED4SKmNlUsZjTIzm_mdUqqtljAVLsZBGOPO42U6nJtIublRK2ZLLksWn0JzOpvYMiJsdjEwkaqZjZ8hEWUQTpSbB4Pujc2j5URjPK1TGuBqAiz-v3sJef_Q6GA-ehy-XsF_xEHxu4wqay6-VvYbGwqxugpW_ARIhn2E |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Engineering+Solutions+for+the+Next+Millennium.+1999+IEEE+Canadian+Conference+on+Electrical+and+Computer+Engineering+%28Cat.+No.99TH8411%29&rft.atitle=A+comparative+analysis+of+high-speed+digital+test+techniques&rft.au=Sachdev%2C+M.&rft.au=Shashaani%2C+M.&rft.date=1999-01-01&rft.pub=IEEE&rft.isbn=9780780355798&rft.issn=0840-7789&rft.eissn=2576-7046&rft.volume=1&rft.spage=379&rft.epage=384+vol.1&rft_id=info:doi/10.1109%2FCCECE.1999.807228&rft.externalDocID=807228 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0840-7789&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0840-7789&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0840-7789&client=summon |