Back-end-of-line integration approaches for resistive memories

This work deals with the development of resistive memories based on oxides and their integration into the interconnection levels. The paper is focused on the screening of different dielectric oxides (metallic or not) showing resistive switching properties in order to lead to the highest performance...

Full description

Saved in:
Bibliographic Details
Published in:2009 IEEE International Interconnect Technology Conference pp. 41 - 43
Main Authors: Jousseaume, V., Buckley, J., Bernard, Y., Gonon, P., Vallee, C., Mougenot, M., Feldis, H., Minoret, S., Chamiot-Maitral, G., Persico, A., Zenasni, A., Gely, M., Barnes, J.P., Martinez, E., Grampeix, H., Guedj, C., Nodin, J.F., De Salvo, B.
Format: Conference Proceeding
Language:English
Published: IEEE 01-06-2009
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This work deals with the development of resistive memories based on oxides and their integration into the interconnection levels. The paper is focused on the screening of different dielectric oxides (metallic or not) showing resistive switching properties in order to lead to the highest performance resistive memories. Nickel oxide which is the most studied material in the literature is compared to other binary metallic oxides. In parallel, cells with silicon based dielectrics and Cu electrodes were developed. Electrical results allowed a comparison between the 3 main mechanisms observed in resistive memories based on oxides. Moreover, a specific resist flowing process and ion beam etching were optimized in order to limit metallic residues on memory cell side walls and prevent short-circuiting.
ISBN:9781424444922
1424444926
ISSN:2380-632X
2380-6338
DOI:10.1109/IITC.2009.5090335