Implementation of An Energy-Efficient Binary Square Rooter Using Reversible Logic By Applying The Non-Restoring Algorithm
Calculation of square root will be an essential mathematical operation that will have broad applications. In Hardware, the square root will be designed in order to gain power which will be quite low. Similarly, there are also other advantages that comes with gaining of low power that is high speed a...
Saved in:
Published in: | 2021 2nd International Conference on Communication, Computing and Industry 4.0 (C2I4) pp. 1 - 6 |
---|---|
Main Authors: | , , , , , , , |
Format: | Conference Proceeding |
Language: | English |
Published: |
IEEE
16-12-2021
|
Subjects: | |
Online Access: | Get full text |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Abstract | Calculation of square root will be an essential mathematical operation that will have broad applications. In Hardware, the square root will be designed in order to gain power which will be quite low. Similarly, there are also other advantages that comes with gaining of low power that is high speed and also low area. A trade-off will also occur with the three metrics which is quite natural. As we know that the present technology is very advanced so it will aim for low power and architectural modification will be required by the relative designs. This sheet represents an energy efficient square rooter by using reversible logic. (RCSM) Reversible Controlled Subtract Multiplexer will be designing and it also plays an important part in implementing the binary square rooter. Saimur Rahman Gate will also be implementing the binary square rooter in order to improve and develop it. The Improvements such as cost of the quanta, inputs given by constants and also garbage outputs. The approaches such as conventional approach and SRG are used for designing the binary square rooter and it will be completed using non-restoring algorithm. Xilinx Software will be responsible for carrying out simulations and Synopsys Design Compiler will be the factor for obtaining power. The gate count which has been 75 will be decreased to 35. There will be an improvement of 20% in terms of power which will be obtained in this paper. |
---|---|
AbstractList | Calculation of square root will be an essential mathematical operation that will have broad applications. In Hardware, the square root will be designed in order to gain power which will be quite low. Similarly, there are also other advantages that comes with gaining of low power that is high speed and also low area. A trade-off will also occur with the three metrics which is quite natural. As we know that the present technology is very advanced so it will aim for low power and architectural modification will be required by the relative designs. This sheet represents an energy efficient square rooter by using reversible logic. (RCSM) Reversible Controlled Subtract Multiplexer will be designing and it also plays an important part in implementing the binary square rooter. Saimur Rahman Gate will also be implementing the binary square rooter in order to improve and develop it. The Improvements such as cost of the quanta, inputs given by constants and also garbage outputs. The approaches such as conventional approach and SRG are used for designing the binary square rooter and it will be completed using non-restoring algorithm. Xilinx Software will be responsible for carrying out simulations and Synopsys Design Compiler will be the factor for obtaining power. The gate count which has been 75 will be decreased to 35. There will be an improvement of 20% in terms of power which will be obtained in this paper. |
Author | Vallabhuni, Rajeev Ratna Babitha, L Bindusree, V. Venkateswarlu, S. China Sushma, S. Vijay, V. Swathi, S. Sukesh, Goud K. |
Author_xml | – sequence: 1 givenname: S. surname: Swathi fullname: Swathi, S. email: swathi.s@iare.ac.in organization: Institute of Aeronautical Engineering,Department of Electronics and Communications Engineering,Dundigal,Hyderabad,India – sequence: 2 givenname: S. surname: Sushma fullname: Sushma, S. organization: Institute of Aeronautical Engineering,Department of Electronics and Communications Engineering,Dundigal,Hyderabad,India – sequence: 3 givenname: V. surname: Bindusree fullname: Bindusree, V. organization: Institute of Aeronautical Engineering,Department of Electronics and Communications Engineering,Dundigal,Hyderabad,India – sequence: 4 givenname: L surname: Babitha fullname: Babitha, L organization: Institute of Aeronautical Engineering,Department of Electronics and Communications Engineering,Dundigal,Hyderabad,India – sequence: 5 givenname: Goud K. surname: Sukesh fullname: Sukesh, Goud K. organization: Institute of Aeronautical Engineering,Department of Electronics and Communications Engineering,Dundigal,Hyderabad,India – sequence: 6 givenname: S. China surname: Venkateswarlu fullname: Venkateswarlu, S. China organization: Institute of Aeronautical Engineering,Department of Electronics and Communications Engineering,Dundigal,Hyderabad,India – sequence: 7 givenname: V. surname: Vijay fullname: Vijay, V. email: v.vijay@iare.ac.in organization: Institute of Aeronautical Engineering,Department of Electronics and Communications Engineering,Dundigal,Hyderabad,India – sequence: 8 givenname: Rajeev Ratna surname: Vallabhuni fullname: Vallabhuni, Rajeev Ratna email: rajeevratna@ieee.org organization: Bayview Asset Management, LLC,Florida,USA |
BookMark | eNotUFFLwzAYjKAPOvcLBMkf6MyXNGnz2I2phaEwt-eRtl-7QJvUtAr993a4pzvujoO7B3LrvENCnoGtAJh-2fA8ljFIteKMw0qrVMcivSFLnaSglIw5A6HuyZR3fYsdutGM1jvqa5o5unUYmina1rUt7ezRtXUmTPTr-8cEpHvvRwz0OFjX0D3-Yhhs0SLd-caWdD3RrO_b6WIezkg_vIv2OIw-XJSsbWYynrtHclebdsDlFRfk-Lo9bN6j3edbvsl2kQVIx4ijZlBCJaqklrIAY1KNDJnUiIwXCDEAj7XglUqKOVsKSKBKZK1VYXRaiQV5-u-1iHjqg-3mJafrIeIPmy1b4Q |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/C2I454156.2021.9689438 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Electronic Library Online IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Xplore Digital Library url: http://ieeexplore.ieee.org/Xplore/DynWel.jsp sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
EISBN | 9781665420136 1665420138 |
EndPage | 6 |
ExternalDocumentID | 9689438 |
Genre | orig-research |
GroupedDBID | 6IE 6IL CBEJK RIE RIL |
ID | FETCH-LOGICAL-i118t-2e901c1d3d7f55b1aa89e0e059ee02be141124932d67be90c3171d75f96ba98d3 |
IEDL.DBID | RIE |
IngestDate | Thu Jun 29 18:37:49 EDT 2023 |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i118t-2e901c1d3d7f55b1aa89e0e059ee02be141124932d67be90c3171d75f96ba98d3 |
PageCount | 6 |
ParticipantIDs | ieee_primary_9689438 |
PublicationCentury | 2000 |
PublicationDate | 2021-Dec.-16 |
PublicationDateYYYYMMDD | 2021-12-16 |
PublicationDate_xml | – month: 12 year: 2021 text: 2021-Dec.-16 day: 16 |
PublicationDecade | 2020 |
PublicationTitle | 2021 2nd International Conference on Communication, Computing and Industry 4.0 (C2I4) |
PublicationTitleAbbrev | C2I4 |
PublicationYear | 2021 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
Score | 1.9112908 |
Snippet | Calculation of square root will be an essential mathematical operation that will have broad applications. In Hardware, the square root will be designed in... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 1 |
SubjectTerms | Adaptation models Binary Square rooter Conventional logic Energy efficiency Energy Efficient Logic gates Low power Multiplexing Non-restoring algorithm Reversible Reversible computing Software algorithms VHDL |
Title | Implementation of An Energy-Efficient Binary Square Rooter Using Reversible Logic By Applying The Non-Restoring Algorithm |
URI | https://ieeexplore.ieee.org/document/9689438 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV07T8MwELZoJyZALeKtGxhxG-dle2xLqrJUqAWJrcrFF0AqCY926L_HdqMiJBYWy3IsWbqLfHfJfd_H2HWqKU5DQq6ERB5HqDnmdhBIgqI4DwMPCpvM5fRJ3WaOJudmh4UhIt98Rj039f_yTV2s3aeyvk4dW7hqsZbUaovVakC_ItD9UXgXJ64esVVfKHrN5l-qKT5ojA_-d9wh6_6g7-B-F1eO2B5VHbbxNL5vDVKogrqEQQWZR-7xzPNA2Gcw9PBamH9YzxPM6tqaDXxbAMzId2DgksAJLBcw3IDLQR3OCezbAtO64jMvNONWBstnO1m9vHXZ4zh7GE14I5vAX221sOIh2RhfCBMZWSYJijxXmgKyeRRREFofxMIpTkehSSXavYVNIYSRSalTzLUy0TFrV3VFJwykwggTIQtEx-JTqLJAYwd7wSuJaXTKOs5si_ctM8aisdjZ38vnbN95xjWDiPSCtVefa7pkrS-zvvK-_AZgbaMi |
link.rule.ids | 310,311,782,786,791,792,798,27934,54767 |
linkProvider | IEEE |
linkToHtml | http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwlV1LTwIxEG4ED3pSA8a3PXi0sN1H2z0CLoGIxAAm3sh2O6gJ7PqAA__eadlgTLx4aZpukyYzm87M7nzfR8iNiCEUPmimuNQsDHTMdIoD18AhCFPfc6Cw3lgOn9VdYmlybrdYGABwzWfQsFP3L98U2cp-KmvGwrKFqwrZjUIp5AatVcJ-uRc3O34_jGxFgnWfzxvl9l-6KS5sdA_-d-Ahqf_g7-jjNrIckR3Ia2TtiHwXJVYop8WMtnKaOOweSxwTBD6jbQewpeMP9D3QUVGg4ahrDKAjcD0Yeg7USixntL2mNgu1SCeK7wsdFjkbOakZu9Kav-Bk-bqok6duMun0WCmcwN6wXlgyHzDKZ9wERs6iSPM0VTF4gJkUgOejF0JuNacD3wipcW-GSQQ3MprFQqexMsExqeZFDieESqUDHXGZaW15fDI1y7TBAa94JbUITknNmm36vuHGmJYWO_t7-Zrs9SYPg-mgP7w_J_vWS7Y1hIsLUl1-ruCSVL7M6sr59RshUqZz |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2021+2nd+International+Conference+on+Communication%2C+Computing+and+Industry+4.0+%28C2I4%29&rft.atitle=Implementation+of+An+Energy-Efficient+Binary+Square+Rooter+Using+Reversible+Logic+By+Applying+The+Non-Restoring+Algorithm&rft.au=Swathi%2C+S.&rft.au=Sushma%2C+S.&rft.au=Bindusree%2C+V.&rft.au=Babitha%2C+L&rft.date=2021-12-16&rft.pub=IEEE&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FC2I454156.2021.9689438&rft.externalDocID=9689438 |