Design Reuse of on/off-Chip Bus Bridge for Efficient Test Access to AMBA-based SoC

This paper introduces an efficient test access mechanism for advanced microcontroller bus architecture (AMBA) based SoC to reduce the test application time while minimally adding a new test interface logic. Testable design technique is applied to an SoC with the advanced high-performance bus (AHB) a...

Full description

Saved in:
Bibliographic Details
Published in:16th Asian Test Symposium (ATS 2007) pp. 193 - 198
Main Authors: Jaehoon Song, Juhee Han, Dooyoung Kim, Hyunbean Yi, Sungju Park
Format: Conference Proceeding
Language:English
Published: IEEE 01-10-2007
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:This paper introduces an efficient test access mechanism for advanced microcontroller bus architecture (AMBA) based SoC to reduce the test application time while minimally adding a new test interface logic. Testable design technique is applied to an SoC with the advanced high-performance bus (AHB) and PCI bus bridge by maximally reusing the bridge functions. Testing time can be significantly reduced by increasing the test channels and by shortening the test control protocols. Experimental results show that area overhead and testing times in both functional and structural test modes are considerably reduced.
ISBN:0769528902
9780769528908
ISSN:1081-7735
2377-5386
DOI:10.1109/ATS.2007.13