Copper Wires for High Speed Logic LSI Prepared by Low Pressure Long Throw Sputtering Method

Copper sputtering method for fabrication of high performance logic LSI was studied. Extension of target to substrate distance is effective to improve step coverage of sputtered film combined with reduced operation pressure. Step coverage of low pressure long throw sputtering method also strongly dep...

Full description

Saved in:
Bibliographic Details
Published in:MATERIALS TRANSACTIONS Vol. 43; no. 7; pp. 1599 - 1604
Main Authors: Saito, Tatsuyuki, Hashimoto, Takashi, Ohashi, Naofumi, Fujiwara, Tsuyoshi, Yamaguchi, Hizuru
Format: Journal Article
Language:English
Published: Sendai The Japan Institute of Metals and Materials 2002
Japan Science and Technology Agency
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Abstract Copper sputtering method for fabrication of high performance logic LSI was studied. Extension of target to substrate distance is effective to improve step coverage of sputtered film combined with reduced operation pressure. Step coverage of low pressure long throw sputtering method also strongly depends upon the feature size of trenches and holes which are formed on silicon wafer. Sub-micron holes and trenches are successfully filled with copper by using this sputtering process followed by re-flow annealing process. Hydrogen annealing process prior to the sputtering deposition on via openings is also investigated to realize good conductivity through the via. This process results in the reduction of copper oxide at the surface of copper film. Using these newly developed processes, 0.2 \\micron node BiCMOS LSI with 4 level copper interconnects was successfully fabricated and high performance of the copper interconnect system was clearly demonstrated.
AbstractList Copper sputtering method for fabrication of high performance logic LSI was studied. Extension of target to substrate distance is effective to improve step coverage of sputtered film combined with reduced operation pressure. Step coverage of low pressure long throw sputtering method also strongly depends upon the feature size of trenches and holes which are formed on silicon wafer. Sub-micron holes and trenches are successfully filled with copper by using this sputtering process followed by re-flow annealing process. Hydrogen annealing process prior to the sputtering deposition on via openings is also investigated to realize good conductivity through the via. This process results in the reduction of copper oxide at the surface of copper film. Using these newly developed processes, 0.2 mu m node BiCMOS LSI with 4 level copper interconnects was successfully fabricated and high performance of the copper interconnect system was clearly demonstrated.
Copper sputtering method for fabrication of high performance logic LSI was studied. Extension of target to substrate distance is effective to improve step coverage of sputtered film combined with reduced operation pressure. Step coverage of low pressure long throw sputtering method also strongly depends upon the feature size of trenches and holes which are formed on silicon wafer. Sub-micron holes and trenches are successfully filled with copper by using this sputtering process followed by re-flow annealing process. Hydrogen annealing process prior to the sputtering deposition on via openings is also investigated to realize good conductivity through the via. This process results in the reduction of copper oxide at the surface of copper film. Using these newly developed processes, 0.2 \\micron node BiCMOS LSI with 4 level copper interconnects was successfully fabricated and high performance of the copper interconnect system was clearly demonstrated.
Author Saito, Tatsuyuki
Ohashi, Naofumi
Hashimoto, Takashi
Fujiwara, Tsuyoshi
Yamaguchi, Hizuru
Author_xml – sequence: 1
  fullname: Saito, Tatsuyuki
  organization: Device Development Center, Hitachi Ltd
– sequence: 2
  fullname: Hashimoto, Takashi
  organization: Device Development Center, Hitachi Ltd
– sequence: 3
  fullname: Ohashi, Naofumi
  organization: Device Development Center, Hitachi Ltd
– sequence: 4
  fullname: Fujiwara, Tsuyoshi
  organization: Device Development Center, Hitachi Ltd
– sequence: 5
  fullname: Yamaguchi, Hizuru
  organization: Device Development Center, Hitachi Ltd
BookMark eNpdkE9Lw0AQxRdRsFa_gKeA4C11_2SzyVGKVqGi0IoHD8s2mU1S2mycTZB-e7dWFLzs7Lz5vWF4Z-S4dS0QcsnohAtOb7amB-zRtH6SiAmTeX5ERkwkKpZhfPz9l3GequyUnHm_plQoyfmIvE9d1wFGbw2Cj6zD6KGp6mjRAZTR3FVNEc0Xj9ELQmcwSKtdUD_3vfcDQmjaKlrWGLRFN_ThiiYIT9DXrjwnJ9ZsPFz81DF5vb9bTh_i-fPscXo7j4uUJn1ccgYCbCpYVmYsk6VRUlGr8qQUkEllqTUZlRlflUluJEhj84KtrAJmc5kxMSbXh70duo8BfK-3jS9gszEtuMFrrqhSieIBvPoHrt2AbbhNsyRVMmUhrEDxA1Wg8x7B6g6brcGdZlTv09Z_aetE6H3awTQ7mNa-NxX8Wgz2TbGBfxZ1ePbOX6KoDWpoxRfj5ZEO
CitedBy_id crossref_primary_10_1007_s10853_016_0262_4
crossref_primary_10_1143_JJAP_43_2447
crossref_primary_10_3365_KJMM_2019_57_7_462
Cites_doi 10.1116/1.590688
ContentType Journal Article
Copyright 2002 The Japan Institute of Metals and Materials
Copyright Japan Science and Technology Agency 2002
Copyright_xml – notice: 2002 The Japan Institute of Metals and Materials
– notice: Copyright Japan Science and Technology Agency 2002
DBID AAYXX
CITATION
7SR
8BQ
8FD
JG9
H8G
DOI 10.2320/matertrans.43.1599
DatabaseName CrossRef
Engineered Materials Abstracts
METADEX
Technology Research Database
Materials Research Database
Copper Technical Reference Library
DatabaseTitle CrossRef
Materials Research Database
Engineered Materials Abstracts
Technology Research Database
METADEX
Copper Technical Reference Library
DatabaseTitleList Materials Research Database

Materials Research Database
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISSN 1347-5320
EndPage 1604
ExternalDocumentID 3154480701
10_2320_matertrans_43_1599
article_matertrans_43_7_43_7_1599_article_char_en
GroupedDBID -~X
.L7
.LE
08R
5GY
6XO
93D
ACGFS
ACIWK
AENEX
ALMA_UNASSIGNED_HOLDINGS
CS3
DU5
JSI
JSP
RJT
RZJ
SJN
AAYXX
ABJNI
CITATION
7SR
8BQ
8FD
JG9
H8G
ID FETCH-LOGICAL-c604t-d21e3ef6318d8185da7570f794d3e857f0fa80582bd49a5e5af9c1bf7e1f95813
ISSN 1345-9678
IngestDate Fri Aug 16 23:27:04 EDT 2024
Thu Oct 10 16:40:28 EDT 2024
Fri Aug 23 02:42:26 EDT 2024
Wed Apr 05 03:45:57 EDT 2023
IsDoiOpenAccess true
IsOpenAccess true
IsPeerReviewed true
IsScholarly true
Issue 7
Language English
LinkModel OpenURL
MergedId FETCHMERGED-LOGICAL-c604t-d21e3ef6318d8185da7570f794d3e857f0fa80582bd49a5e5af9c1bf7e1f95813
Notes ObjectType-Article-2
SourceType-Scholarly Journals-1
ObjectType-Feature-1
content type line 23
OpenAccessLink https://www.jstage.jst.go.jp/article/matertrans/43/7/43_7_1599/_article/-char/en
PQID 1467561320
PQPubID 1976393
PageCount 6
ParticipantIDs proquest_miscellaneous_27077472
proquest_journals_1467561320
crossref_primary_10_2320_matertrans_43_1599
jstage_primary_article_matertrans_43_7_43_7_1599_article_char_en
PublicationCentury 2000
PublicationDate 2002-00-00
PublicationDateYYYYMMDD 2002-01-01
PublicationDate_xml – year: 2002
  text: 2002-00-00
PublicationDecade 2000
PublicationPlace Sendai
PublicationPlace_xml – name: Sendai
PublicationTitle MATERIALS TRANSACTIONS
PublicationTitleAlternate Mater. Trans.
PublicationYear 2002
Publisher The Japan Institute of Metals and Materials
Japan Science and Technology Agency
Publisher_xml – name: The Japan Institute of Metals and Materials
– name: Japan Science and Technology Agency
References 5) T. Hashimoto, T. Kikuchi, K. Watanabe, N. Ohashi, T. Saito, H. Yamaguchi, S. Wada, N. Natsuaki, Y. Kondo, S. Kondo, Y. Homma, N. Owada and T. Ikeda: Proc. IEDM1998 (1998) pp. 209–212.
1) D. Edelstein, J. Heidenreich, R. Goldblatt, W. Cote, C. Uzoh, N. Lastig, P. Roper, T. Mcdevitt, W. Motsiff, A. Simon, J. Dukovic, R. Wachnik, H. Rathore, R. Schulz, L. Su, S. Luce and J. Slattery: Proc. IEDM1997 (1997) pp. 773–776.
3) J. Noguchi, N. Ohashi, J. Yasuda, T. Jimbo, H. Yamaguchi, N. Owada, K. Takeda and K. Hinode: Proc. 38th IRPS (2000) pp. 339–343.
4) T. Saito, N. Ohashi, J. Yasuda, J. Noguchi, T. Imai, K. Sasajima, K. Hiruma, H. Yamaguchi and N. Owada: Proc. IITC1998 (1998) pp. 160–162.
2) C.-K. Hu, R. Rosenberg, H. Rathore, D. Nguyen and B. Agarwala: Proc. IITC1999 (1999) pp. 267–269.
6) J. Onuki, M. Nihei, M. Suwa and H. Goshima: J. Vac. Sci. Technol. B17 (1999) pp. 1028–1033.
7) E. P. Barth, T. H. Ivers, P. S. McLaughlin, A. McDonald, E. N. Levine, S. E. Greco, J. Fitzsimmons, I. Melville, T. Spooner, C. De Wan, X. Chen, D. Manger, H. Nye, V. McGahay, G. A. Biery, R. D. Goldblatt and T. C. Chen: Proc. IITC2000 (2000) pp. 219–221.
1
2
3
4
5
6
7
References_xml – ident: 2
– ident: 3
– ident: 5
– ident: 4
– ident: 1
– ident: 7
– ident: 6
  doi: 10.1116/1.590688
SSID ssj0037522
Score 1.6711603
Snippet Copper sputtering method for fabrication of high performance logic LSI was studied. Extension of target to substrate distance is effective to improve step...
SourceID proquest
crossref
jstage
SourceType Aggregation Database
Publisher
StartPage 1599
SubjectTerms copper
hydrogen
interconnect
large scale integrated-circuit
re-flow
reduction
scattering
sputtering
step coverage
Title Copper Wires for High Speed Logic LSI Prepared by Low Pressure Long Throw Sputtering Method
URI https://www.jstage.jst.go.jp/article/matertrans/43/7/43_7_1599/_article/-char/en
https://www.proquest.com/docview/1467561320
https://search.proquest.com/docview/27077472
Volume 43
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
ispartofPNX MATERIALS TRANSACTIONS, 2002, Vol.43(7), pp.1599-1604
link http://sdu.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwtV3Nb9MwFLfK4AAHxKcoDPCBW5SSD6dObkyj1Zi6cmgmTeIQOY29dtOaqm007b_nPTtOUoYQHLhEje0kzXs_P7_n2O9HyCcBY-Awh56WDKVwoSfmrgjnoat4kbM454nKcSr7ZManF_HXERv1epbSsC37r5qGMtA17pz9B203N4UC-A06hyNoHY5_pffjcr2WG72qVada0Cs5kGYePEskVp47k9k3XHlhlp6D9znB3XA66t5IOFldOukCgnO4RpNY41zCmeaZ7jqyZ2Jn3gZJJizjeOOfz8RS0zM5qdhtq7vqetlauu0C4VHXXuNpM9G7wDNj80tV3TQV4-pqeSs0I5KTwv1Ke5GdrmjD2lMY_FuLhV8F2o8HzpHeaNqxwyGLAD6G3WcgbRl3kceia7xNjqcapLxjicFNS343RIAHiWsqb1BKWkADFg5s4_183NPv2fh8MsnS0UW6X2vGf0xkFIPJhOD7YQB2Dgk0ZqdT6wiE3CSrb97F7NnCP_D5_uP3_KJHVxAaXN73D7TTkz4jT-tohR4ZmD0nPbl6QZ50cli-JD8M4KgGHAXAUQQc1YCjGnAUAEct4Gh-B6W31AKOIuCoBhxtAUcN4F6R8_EoPT5xa8YOdz702M4tAl-GUg1hoCjQEywEj7inwOYXoYwjrjwlYi-Kg7xgiYhkJFQy93PFpa-SKPbD1-RgVa7kG0LBS8r9OFYq9BVjhUyiqGC-kh5TMMR4vE8cK69sbRKzZBDQonSzVroZCzOUbp98MSJt2tYd9Je23BzwkqYFbn8Ey9Inh1YZWd3ftxg4cwzBA69PPjbVYKHxs5tYybLaZgH3IMbiwds_3-AdeayZhvT03iE52G0q-Z482BbVBw2rn1zjtLA
link.rule.ids 315,782,786,4028,27932,27933,27934
linkProvider Multiple Vendors
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=article&rft.atitle=Copper+Wires+for+High+Speed+Logic+LSI+Prepared+by+Low+Pressure+Long+Throw+Sputtering+Method&rft.jtitle=Materials+transactions&rft.au=Saito%2C+Tatsuyuki&rft.au=Hashimoto%2C+Takashi&rft.au=Ohashi%2C+Naofumi&rft.au=Fujiwara%2C+Tsuyoshi&rft.date=2002&rft.pub=Japan+Science+and+Technology+Agency&rft.issn=1345-9678&rft.eissn=1347-5320&rft.volume=43&rft.issue=7&rft.spage=1599&rft_id=info:doi/10.2320%2Fmatertrans.43.1599&rft.externalDBID=NO_FULL_TEXT&rft.externalDocID=3154480701
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=1345-9678&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=1345-9678&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=1345-9678&client=summon