FN-degradation of S-RCAT with different grain size and oxidation method

•We realized Sphere-shaped-recess-cell-array-transistor to improve short channel effect.•Negative shift of threshold voltage and increase of swing were observed after FN stress.•The degradation was improved by small grain sized gate electrode and radical oxidation.•We suggested the modeling of hole-...

Full description

Saved in:
Bibliographic Details
Published in:Microelectronic engineering Vol. 119; pp. 32 - 36
Main Authors: Park, Segeun, Kim, Ilgweon, Park, Yongjik, Choi, Joosun, Roh, Yonghan
Format: Journal Article
Language:English
Published: Elsevier B.V 01-05-2014
Subjects:
Online Access:Get full text
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Summary:•We realized Sphere-shaped-recess-cell-array-transistor to improve short channel effect.•Negative shift of threshold voltage and increase of swing were observed after FN stress.•The degradation was improved by small grain sized gate electrode and radical oxidation.•We suggested the modeling of hole-trap in S-RCAT using energy band diagram. Sphere-shaped-recess-cell-array-transistor (S-RCAT) has played a major role in the sub-80nm design-rule DRAM. The Fowler–Nordheim (FN) degradation of gate oxide in S-RCAT has been studied with the gate electrode grain size and gate oxidation method. Negative shift of threshold voltage and increase of sub-threshold swing in NMOS cell transistor were observed under certain process conditions. As the grain size of gate poly-Si decreases, the negative shift of threshold voltage and increase of sub-threshold swing were decreased. In addition the negative shift perfectly disappeared in the radical oxidation instead of the thermal oxidation. It is assumed that the negative shifts of threshold voltage and the possibility of hole-trap originate from the curvature of energy band bending of S-RCAT. From our study, the electric filed in the recessed channel transistor must be reduced by the small grain sized electrode, and the radical oxidation which has low interface-trap is suitable for 3D-transistors.
Bibliography:ObjectType-Article-1
SourceType-Scholarly Journals-1
ObjectType-Feature-2
content type line 23
ISSN:0167-9317
1873-5568
DOI:10.1016/j.mee.2014.01.011