Algorithms and Software Tools for IC Yield Optimization Based on Fundamental Fabrication Parameters

• Published in: IEEE transactions on computer-aided design of integrated circuits and systems Vol. 5; no. 1; pp. 79 - 89
• Main Authors: Styblinski, M.A., Opalski, L.J.
• Format: Journal Article
• Language: English
• Published: New York, NY IEEE 01-01-1986; Institute of Electrical and Electronics Engineers
• Subjects: Applied sciences; Circuit simulation; Design optimization; Electronics; Exact sciences and technology; Fabrication; Integrated circuit layout; Integrated circuits; Manufacturing processes; Optimized production technology; Packaging; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices; Software algorithms; Software tools; Temperature; VLSI circuit; Stochastic approximation; Logic gate; Algorithm; Optimization; Inverting device; Microelectronic fabrication; Computer program; Complementary MOS technology; Integrated circuit; Software; Yield; NMOS technology; Application; Computer aided design
• ISSN: 0278-0070; 1937-4151
• DOI: 10.1109/TCAD.1986.1270179

Algorithms, software tools and the relevant methodology for production yield optimization with respect to fundamental technological parameters of the IC manufacturing process (such as diffusion times and temperatures) and element layout mask dimensions are discussed. The tools developed include: STOCH-PAC--a package of new yield optimization and yield gradient estimation algorithms based on Stochastic Approximation approach and the Method of Random Perturbations; YIELD-PAC - a package of yield evaluation subroutines providing an interface to SPICE-PAC circuit simulation package; FABPAC - an interface to the FABRICS statistical process simulator; and IRIS (Interactive Restructurable Interface System)--a flexible user interface for efficient data manipulation, creation of different design tasks and macrotasks, restructuring the set of active subroutines, etc. These tools have been integrated into the TOY (Technological Optimization of Yield) program. Examples of yield optimization with respect to process parameters and layout dimensions using TOY are given.