Search Results - "Yongsun Lee"
-
1
Ultra-thin Hf0.5Zr0.5O2 thin-film-based ferroelectric tunnel junction via stress induced crystallization
Published in Applied physics letters (14-12-2020)“…We report on 4.5-nm-thick Hf0.5Zr0.5O2 (HZO) thin-film-based ferroelectric tunnel junctions (FTJs) with a tungsten (W) bottom electrode. The HZO on the W…”
Get full text
Journal Article -
2
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique
Published in IEEE journal of solid-state circuits (01-04-2018)“…A low-jitter and low-reference-spur ring-type voltage-controlled oscillator (VCO)-based switched-loop filter (SLF) phase-locked loop (PLL) is presented. To…”
Get full text
Journal Article -
3
A Low-Integrated-Phase-Noise 27-30-GHz Injection-Locked Frequency Multiplier With an Ultra-Low-Power Frequency-Tracking Loop for mm-Wave-Band 5G Transceivers
Published in IEEE journal of solid-state circuits (01-02-2018)“…An ultra-low-phase-noise injection-locked frequency multiplier (ILFM) for millimeter wave (mm-wave) fifth-generation transceivers is presented. Using an…”
Get full text
Journal Article -
4
Comparison of Single- and Multilocus Genetic Diversity in the Protozoan Parasites Cryptosporidium parvum and C. hominis
Published in Applied and Environmental Microbiology (01-10-2010)“…The genotyping of numerous isolates of Cryptosporidium parasites has led to the definition of new species and a better understanding of the epidemiology of…”
Get full text
Journal Article -
5
A Low Phase Noise Injection-Locked Programmable Reference Clock Multiplier With a Two-Phase PVT-Calibrator for \Delta\Sigma PLLs
Published in IEEE transactions on circuits and systems. I, Regular papers (01-03-2015)“…A low phase noise injection-locked reference clock multiplier that can suppress the delta-sigma (ΔΣ) noise of ΔΣ phase-locked loops (PLLs) is proposed. By…”
Get full text
Journal Article -
6
An External Capacitor-Less Ultralow-Dropout Regulator Using a Loop-Gain Stabilizing Technique for High Power-Supply Rejection Over a Wide Range of Load Current
Published in IEEE transactions on very large scale integration (VLSI) systems (01-11-2017)“…An external capacitor-less ultra low-dropout (LDO) regulator that can continue to provide high power-supply rejection (PSR) over a wide range of the load…”
Get full text
Journal Article -
7
A 0.56-2.92 GHz Wideband and Low Phase Noise Quadrature LO-Generator Using a Single LC-VCO for 2G-4G Multistandard Cellular Transceivers
Published in IEEE journal of solid-state circuits (01-03-2016)“…A wideband and low phase noise quadrature local oscillation (LO) signal generator for multistandard cellular transceivers was proposed. Using the new LO-plan…”
Get full text
Journal Article -
8
A −242dB FOM and −75dBc-reference-spur ring-DCO-based all-digital PLL using a fast phase-error correction technique and a low-power optimal-threshold TDC
Published in 2018 IEEE International Solid - State Circuits Conference - (ISSCC) (01-02-2018)“…To improve efficiency in the use of silicon, there have been many efforts to develop ring-oscillator-based clock generators with low jitter. A PLL using a fast…”
Get full text
Conference Proceeding -
9
A −31dBc integrated-phase-noise 29GHz fractional-N frequency synthesizer supporting multiple frequency bands for backward-compatible 5G using a frequency doubler and injection-locked frequency multipliers
Published in 2018 IEEE International Solid - State Circuits Conference - (ISSCC) (01-02-2018)“…To address the increasing demand for high-bandwidth mobile communications, 5G technology is targeted to support data-rates up to 10Gb/s. To reach this goal,…”
Get full text
Conference Proceeding -
10
Ultralow In-Band Phase Noise Injection-Locked Frequency Multiplier Design Based on Open-Loop Frequency Calibration
Published in IEEE transactions on circuits and systems. II, Express briefs (01-09-2014)“…A new design methodology is proposed for an ultralow in-band phase noise injection-locked frequency multiplier (ILFM) based on open-loop frequency calibration…”
Get full text
Journal Article -
11
16.2 A 76fsrms Jitter and -40dBc Integrated-Phase-Noise 28-to-31GHz Frequency Synthesizer Based on Digital Sub-Sampling PLL Using Optimally Spaced Voltage Comparators and Background Loop-Gain Optimization
Published in 2019 IEEE International Solid- State Circuits Conference - (ISSCC) (01-02-2019)“…The generation of mm-wave (mmW) signals that have ultra-low phase noise (PN) is very important for the design of RF transceivers (TRXs) for high-data-rate 5G…”
Get full text
Conference Proceeding -
12
The Influence of Top and Bottom Metal Electrodes on Ferroelectricity of Hafnia
Published in IEEE transactions on electron devices (01-02-2021)“…In recent years, several experimental approaches have been adopted to study and understand the mechanism and improve the ferroelectricity of fluorite-type…”
Get full text
Journal Article -
13
Selector-less Ferroelectric Tunnel Junctions by Stress Engineering and an Imprinting Effect for High-Density Cross-Point Synapse Arrays
Published in ACS applied materials & interfaces (15-12-2021)“…In the quest for highly scalable and three-dimensional (3D) stackable memory components, ferroelectric tunnel junction (FTJ) crossbar architectures are…”
Get full text
Journal Article -
14
A 320-fs RMS Jitter and - 75-dBc Reference-Spur Ring-DCO-Based Digital PLL Using an Optimal-Threshold TDC
Published in IEEE journal of solid-state circuits (01-09-2019)“…This paper presents a ring-type, digitally controlled oscillator (DCO)-based integer-<inline-formula> <tex-math notation="LaTeX">{N}…”
Get full text
Journal Article -
15
A Low-Jitter and Low-Fractional-Spur Ring-DCO-Based Fractional-N Digital PLL Using a DTC's Second-/Third-Order Nonlinearity Cancellation and a Probability-Density-Shaping ΔΣM
Published in IEEE journal of solid-state circuits (01-09-2022)“…This work presents a low-jitter and low-spur, fractional-<inline-formula> <tex-math notation="LaTeX">N </tex-math></inline-formula> ring-oscillator-based…”
Get full text
Journal Article -
16
An Ultra-Low-Jitter, mmW-Band Frequency Synthesizer Based on Digital Subsampling PLL Using Optimally Spaced Voltage Comparators
Published in IEEE journal of solid-state circuits (01-12-2019)“…This article presents a cascaded architecture of a frequency synthesizer to generate ultra-low-jitter output signals in a millimeter-wave (mmW) frequency band…”
Get full text
Journal Article -
17
Relatively Low-k Ferroelectric Nonvolatile Memory Using Fast Ramping Fast Cooling Annealing Process
Published in IEEE transactions on electron devices (01-06-2022)“…Hafnia-based ferroelectric field-effect transistors (FeFETs) with low power, scalability, and nonvolatile switching can overcome the performance limitations of…”
Get full text
Journal Article -
18
A Low-Jitter and Low-Reference-Spur Ring-VCO- Based Injection-Locked Clock Multiplier Using a Triple-Point Background Calibrator
Published in IEEE journal of solid-state circuits (01-01-2021)“…This work presents a low-jitter, low-reference-spur ring voltage-controlled oscillator (ring VCO)-based injection-locked clock multiplier (ILCM). Since the…”
Get full text
Journal Article -
19
A PVT-robust −59-dBc reference spur and 450-fsRMS jitter injection-locked clock multiplier using a voltage-domain period-calibrating loop
Published in 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits) (01-06-2016)“…This paper presents a low-reference-spur and low-jitter injection-locked clock multiplier (ILCM). To secure these performances over PVT-variations, we propose…”
Get full text
Conference Proceeding -
20
Steep-Slope Transistor with an Imprinted Antiferroelectric Film
Published in ACS applied materials & interfaces (30-11-2022)“…The effect of negative capacitance (NC), which can internally boost the voltage applied to a transistor, has been considered to overcome the fundamental…”
Get full text
Journal Article