Search Results - "Yongrong Zuo"
-
1
A 14-nm 0.14-psrms Fractional-N Digital PLL With a 0.2-ps Resolution ADC-Assisted Coarse/Fine-Conversion Chopping TDC and TDC Nonlinearity Calibration
Published in IEEE journal of solid-state circuits (01-12-2017)“…A digital fractional-N phase-locked loop (PLL) is presented. It achieves 137and 142-fs rms jitter integrating from 10 kHz to 10 MHz and from 1 kHz to 10 MHz,…”
Get full text
Journal Article -
2
A Dynamically Biased Multiband 2G/3G/4G Cellular Transmitter in 28 nm CMOS
Published in IEEE journal of solid-state circuits (01-05-2016)“…We present a highly configurable, low-power, low-area, low-EVM, SAW-less transmitter (TX) architecture that is based on a dynamically biased power mixer. All…”
Get full text
Journal Article -
3
A 5.5-7.3 GHz Analog Fractional-N Sampling PLL in 28-nm CMOS with 75 fsrmsJitter and −249.7 dB FoM
Published in 2018 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) (01-06-2018)“…We present a low jitter, DTC-based analog fractional-N PLL with novel, background DTC gain calibration and reference clock duty cycle correction for high…”
Get full text
Conference Proceeding -
4
A dynamically-biased 2G/3G/4G multi-band transmitter with > 4dBm Pout, < −65dBc CIM3 and < −157dBc/Hz out-of-band noise in 28nm CMOS
Published in 2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) (01-05-2015)“…We present a highly-configurable, low-power, low-area, SAW-less TX architecture that is based on a dynamically-biased power mixer. All FDD/TDD bands for 4G LTE…”
Get full text
Conference Proceeding -
5
-
6
A Sub-6-GHz 5G New Radio RF Transceiver Supporting EN-DC With 3.15-Gb/s DL and 1.27-Gb/s UL in 14-nm FinFET CMOS
Published in IEEE journal of solid-state circuits (01-12-2019)“…The world's first single-chip RF transceiver to support 5G sub-6-GHz new radio (NR) and longterm evolution (LTE) E-UTRA New Radio-Dual Connectivity (EN-DC) in…”
Get full text
Journal Article -
7
A 28-nm 75-fsrms Analog Fractional- N Sampling PLL With a Highly Linear DTC Incorporating Background DTC Gain Calibration and Reference Clock Duty Cycle Correction
Published in IEEE journal of solid-state circuits (01-05-2019)“…An analog fractional-<inline-formula> <tex-math notation="LaTeX">N </tex-math></inline-formula> sampling phase-locked loop (PLL) is presented. It achieves…”
Get full text
Journal Article -
8
A 28-nm 75-fsrms Analog Fractional-[Formula Omitted] Sampling PLL With a Highly Linear DTC Incorporating Background DTC Gain Calibration and Reference Clock Duty Cycle Correction
Published in IEEE journal of solid-state circuits (01-01-2019)“…An analog fractional-[Formula Omitted] sampling phase-locked loop (PLL) is presented. It achieves 75-fs rms jitter, integrated from 10 kHz to 10 MHz, and a…”
Get full text
Journal Article -
9
-
10
21.6 A Sub-6GHz 5G New Radio RF Transceiver Supporting EN-DC with 3.15Gb/s DL and 1.27Gb/s UL in 14nm FinFET CMOS
Published in 2019 IEEE International Solid- State Circuits Conference - (ISSCC) (01-02-2019)“…To carry on the explosion of mobile data traffic, cellular networks have evolved to enhance air capacity with emerging 5G New Radio (NR) technologies. Thanks…”
Get full text
Conference Proceeding -
11
24.8 A 14nm fractional-N digital PLL with 0.14psrms jitter and −78dBc fractional spur for cellular RFICs
Published in 2017 IEEE International Solid-State Circuits Conference (ISSCC) (01-02-2017)“…To meet ever-growing demands for higher mobile data-rates, LTE standards continue to evolve. While carrier aggregation (CA) improves data-rates, it requires…”
Get full text
Conference Proceeding -
12
Extremely low-power, multi-Gigabit electrical signaling for parallel optical modules
Published in 2005 IEEE LEOS Annual Meeting Conference Proceedings (2005)“…This paper describes a physical interface for short distance electrical links that are typically used to link parallel optical modules into the system. This…”
Get full text
Conference Proceeding -
13
Power -efficient dual -rate gigabit transceiver design
Published 01-01-2006“…This work describes a dual-rate optical transceiver designed for power-efficient connections within and between modern high-speed digital systems. The…”
Get full text
Dissertation -
14
Current-bleeding-fast power-on for VCSEL-based giga-bit optical transceivers
Published in The 17th Annual Meeting of the IEEELasers and Electro-Optics Society, 2004. LEOS 2004 (2004)“…We present a power-efficient solution for reducing VCSEL-based optical transmitter power-on delay. At 1.5 Gps our 0.5 /spl mu/m CMOS demo system recorded a…”
Get full text
Conference Proceeding -
15
Power-efficient dual-rate gigabit transceiver design
Get full text
Dissertation