Search Results - "Xhurxhi, S."

  • Showing 1 - 13 results of 13
Refine Results
  1. 1

    Relaxation Dynamics and Threading Dislocations in ZnSe and ZnSySe1−y/GaAs (001) Heterostructures by Kujofsa, T., Cheruku, S., Yu, W., Outlaw, B., Xhurxhi, S., Obst, F., Sidoti, D., Bertoli, B., Rago, P. B., Suarez, E. N., Jain, F. C., Ayers, J. E.

    Published in Journal of electronic materials (01-09-2013)
    “…The design of lattice-mismatched semiconductor devices requires a predictive model for strains and threading dislocation densities. Previous work enabled…”
    Get full text
    Journal Article
  2. 2

    Plastic Flow and Dislocation Compensation in ZnSySe1−y/GaAs (001) Heterostructures by Kujofsa, T., Yu, W., Cheruku, S., Outlaw, B., Xhurxhi, S., Obst, F., Sidoti, D., Bertoli, B., Rago, P.B., Suarez, E.N., Jain, F.C., Ayers, J.E.

    Published in Journal of electronic materials (01-11-2012)
    “…An important goal of lattice-mismatched semiconductor device design is control of threading dislocation densities, which are of particular importance for…”
    Get full text
    Journal Article
  3. 3

    S-Graded Buffer Layers for Lattice-Mismatched Heteroepitaxial Devices by Xhurxhi, S., Obst, F., Sidoti, D., Bertoli, B., Kujofsa, T., Cheruku, S., Correa, J. P., Rago, P. B., Suarez, E. N., Jain, F. C., Ayers, J. E.

    Published in Journal of electronic materials (01-12-2011)
    “…We have conducted a theoretical study of the equilibrium strain and misfit dislocation density profiles for “S-graded” buffer layers of In x Ga 1− x As on GaAs…”
    Get full text
    Journal Article
  4. 4

    Design of S-Graded Buffer Layers for Metamorphic ZnSySe1−y/GaAs (001) Semiconductor Devices by Kujofsa, T., Antony, A., Xhurxhi, S., Obst, F., Sidoti, D., Bertoli, B., Cheruku, S., Correa, J. P., Rago, P. B., Suarez, E. N., Jain, F. C., Ayers, J. E.

    Published in Journal of electronic materials (2013)
    “…We present design equations for error function (or “S-graded”) graded buffers for use in accommodating lattice mismatch of heteroepitaxial semiconductor…”
    Get full text
    Journal Article
  5. 5

    Critical Layer Thickness in Exponentially Graded Heteroepitaxial Layers by Sidoti, D., Xhurxhi, S., Kujofsa, T., Cheruku, S., Reed, J., Bertoli, B., Rago, P. B., Suarez, E. N., Jain, F. C., Ayers, J. E.

    Published in Journal of electronic materials (01-08-2010)
    “…Exponentially graded semiconductor layers are of interest for use as buffers in heteroepitaxial devices because of their tapered dislocation density and strain…”
    Get full text
    Journal Article
  6. 6
  7. 7

    S-Graded Buffet Layers for Lattice-Mismatched Heteroepitaxial Devices by Xhurxhi, S, Obst, F, Sidoti, D, Bertoli, B, Kujofsa, T

    Published in Journal of electronic materials (01-12-2011)
    “…We have conducted a theoretical study of the equilibrium strain and misfit dislocation density profiles for "S-graded" buffer layers of In sub(x)Ga sub(1-x) As…”
    Get full text
    Journal Article
  8. 8

    Relaxation Dynamics and Threading Dislocations in ZnSe and ZnS^sub y^Se^sub 1-y^/GaAs (001) Heterostructures by Kujofsa, T, Cheruku, S, Yu, W, Outlaw, B, Xhurxhi, S, Obst, F, Sidoti, D, Bertoli, B, Rago, P B, Suarez, E N, Jain, F C, Ayers, J E

    Published in Journal of electronic materials (01-09-2013)
    “…The design of lattice-mismatched semiconductor devices requires a predictive model for strains and threading dislocation densities. Previous work enabled…”
    Get full text
    Journal Article
  9. 9

    Design of S-Graded Buffer Layers for Metamorphic ZnS^sub y^Se^sub 1-y^/GaAs (001) Semiconductor Devices by Kujofsa, T, Antony, A, Xhurxhi, S, Obst, F, Sidoti, D, Bertoli, B, Cheruku, S, Correa, J P, Rago, P B, Suarez, E N, Jain, F C, Ayers, J E

    Published in Journal of electronic materials (01-12-2013)
    “…We present design equations for error function (or "S-graded") graded buffers for use in accommodating lattice mismatch of heteroepitaxial semiconductor…”
    Get full text
    Journal Article
  10. 10
  11. 11
  12. 12

    Plastic Flow and Dislocation Compensation in ZnS sub(y)Se sub(1-y)/GaAs (001) Heterostructures by Kujofsa, T, Yu, W, Cheruku, S, Outlaw, B, Xhurxhi, S, Obst, F, Sidoti, D, Bertoli, B, Rago, P B, Suarez, EN

    Published in Journal of electronic materials (01-11-2012)
    “…An important goal of lattice-mismatched semiconductor device design is control of threading dislocation densities, which are of particular importance for…”
    Get full text
    Journal Article
  13. 13

    Plastic Flow and Dislocation Compensation in ZnS^sub y^Se^sub 1-y^/GaAs (001) Heterostructures by Kujofsa, T, Yu, W, Cheruku, S, Outlaw, B, Xhurxhi, S, Obst, F, Sidoti, D, Bertoli, B, Rago, Pb, Suarez, En, Jain, Fc, Ayers, Je

    Published in Journal of electronic materials (01-11-2012)
    “…An important goal of lattice-mismatched semiconductor device design is control of threading dislocation densities, which are of particular importance for…”
    Get full text
    Journal Article