Search Results - "Williams, Thomas W."

Refine Results
  1. 1
  2. 2

    Aging and the Detection of Contingency in Causal Learning by Mutter, Sharon A, Williams, Thomas W

    Published in Psychology and aging (01-03-2004)
    “…Young and older participants' ability to detect negative, random, and positive response-outcome contingencies was evaluated using both contingency estimation…”
    Get full text
    Journal Article
  3. 3

    Dynamic scan: driving down the cost of test by Samaranayake, S., Sitchinava, N., Kapur, R., Amin, M.B., Williams, T.W.

    Published in Computer (Long Beach, Calif.) (01-10-2002)
    “…Two factors primarily drive the soaring cost of semiconductor test: the number of test patterns applied to each chip and the time it takes to run each pattern…”
    Get full text
    Journal Article
  4. 4

    Enhancing test efficiency for delay fault testing using multiple-clocked schemes by Jing-Jia Liou, Wang, L.-C., Kwang-Ting Cheng

    “…In conventional delay testing, the test clock is a single pre-defined parameter that is often set to be the same as the system clock. This paper discusses the…”
    Get full text
    Conference Proceeding
  5. 5

    "The Contemporary Presidency": Postpresidential Influence in the Postmodern Era by Schaller, Thomas F., Williams, Thomas W.

    Published in Presidential studies quarterly (01-03-2003)
    “…How influential are former American presidents? Though entitled to salary, staff, and security, on leaving office ex-presidents lose all formal governing…”
    Get full text
    Journal Article
  6. 6

    Tough challenges as design and test go nanometer by Kapur, R., Williams, T.W.

    Published in Computer (Long Beach, Calif.) (01-11-1999)
    “…Test engineers are already hard pressed to ensure the quality of ICs despite ever shorter time to market and skyrocketing test costs. Nanometer technologies…”
    Get full text
    Journal Article
  7. 7

    Enhancing test efficiency for delay fault testing using multiple-clocked schemes by Liou, Jing-Jia, Wang, Li-C., Cheng, Kwang-Ting, Dworak, Jennifer, Mercer, M. Ray, Kapur, Rohit, Williams, Thomas W.

    “…In conventional delay testing, the test clock is a single pre-defined parameter that is often set to be the same as the system clock. This paper discusses the…”
    Get full text
    Conference Proceeding
  8. 8

    Analysis of delay test effectiveness with a multiple-clock scheme by Jing-Jia Liou, Wang, L.-C., Kwang-Ting Cheng, Dworak, J., Mercer, M.R., Kapur, R., Williams, T.W.

    “…In conventional delay testing, two types of tests, transition tests and path delay tests, are often considered. The test clock frequency is usually set to a…”
    Get full text
    Conference Proceeding
  9. 9

    EDA to the Rescue of the Silicon Roadmap by Williams, T.W.

    “…Summary form only given. Since the invention of the transistor, new technology nodes have been added approximately every two years. This march of progress has…”
    Get full text
    Conference Proceeding
  10. 10

    Music for Everybody by Williams, Thomas W.

    Published in Music educators journal (01-06-1951)
    “…“The goal of any worth-while community music program is to bring the total population in contact with some phase of music.” This statement which is developed…”
    Get full text
    Journal Article
  11. 11

    The Contemporay Presidency: Postpresidential Influence in the Postmodern Era by SCHALLER, THOMAS F., WILLIAMS, THOMAS W.

    Published in Presidential studies quarterly (01-03-2003)
    “…How influential are former American presidents? Though entitled to salary, staff, and security, on leaving office ex‐presidents lose all formal governing…”
    Get full text
    Journal Article
  12. 12

    Postpresidential influence in the postmodern era by Schaller, Thomas F, Williams, Thomas W

    Published in Presidential studies quarterly (01-03-2003)
    “…How influential are former American presidents? Though entitled to salary, staff, and security, on leaving office ex-presidents lose all formal governing…”
    Get full text
    Journal Article
  13. 13

    EDA to the Rescue of the Silicon Roadmap by Williams, Thomas W.

    “…Since the invention of the transistor nearly six decades ago, new technology nodes have been added approximately every two years. This march of progress has…”
    Get full text
    Conference Proceeding
  14. 14

    Historical Perspective on Scan Compression by Kapur, R., Mitra, S., Williams, T.W.

    Published in IEEE design & test of computers (01-03-2008)
    “…The beginnings of the modern-day IC test trace back to the introduction of such fundamental concepts as scan, stuck-at faults, and the D-algorithm. Since then,…”
    Get full text
    Journal Article
  15. 15

    Design for testability-A survey by Williams, T.W., Parker, K.P.

    Published in Proceedings of the IEEE (01-01-1983)
    “…This paper discusses the basics of design for testability. A short review of testing is given along with some reasons why one should test. The different…”
    Get full text
    Journal Article
  16. 16
  17. 17

    The total delay fault model and statistical delay fault coverage by Park, E.S., Mercer, M.R., Williams, T.W.

    Published in IEEE transactions on computers (01-06-1992)
    “…Delay testing at the operational system clock rate can detect system timing failures caused by delay faults. However, delay fault coverage in terms of the…”
    Get full text
    Journal Article
  18. 18

    Bounds and analysis of aliasing errors in linear feedback shift registers by Williams, T.W., Daehn, W., Gruetzner, M., Starke, C.W.

    “…Aliasing errors in linear feedback shift registers (LFSRs) used as signature analysis registers in self-testing networks are considered. A bound on aliasing is…”
    Get full text
    Journal Article
  19. 19

    Using target faults to detect non-target defects by Wang, L., Mercer, M.R., Williams, T.W.

    “…The traditional ATPG method relies upon faults to target all defects. Since faults do not model all possible defects, testing quality depends on the fortuitous…”
    Get full text
    Conference Proceeding
  20. 20

    Design for testability of analog/digital networks by Wagner, K.D., Williams, T.W.

    “…The testing of analog/digital integrated circuits is difficult since they allow direct access to relatively few signals. Since the probing of component pins is…”
    Get full text
    Journal Article