Search Results - "Wann, H.C."

  • Showing 1 - 5 results of 5
Refine Results
  1. 1

    High-endurance ultra-thin tunnel oxide in MONOS device structure for dynamic memory application by Wann, H.C., Chenming Hu

    Published in IEEE electron device letters (01-11-1995)
    “…Ultra-thin tunnel oxide can conduct very high current through oxide via direct tunneling, and charge-to-breakdown increases dramatically due to less oxide…”
    Get full text
    Journal Article
  2. 2

    The impact of device scaling and power supply change on CMOS gate performance by Kai Chen, Wann, H.C., Ko, P.K., Chenming Hu

    Published in IEEE electron device letters (01-05-1996)
    “…Based a new empirical mobility model that is solely dependent on V/sub gs/, V/sub t/, and T/sub ox/ and a corresponding saturation drain current (I/sub dsat/)…”
    Get full text
    Journal Article
  3. 3

    Design for suppression of gate-induced drain leakage in LDD MOSFETs using a quasi-two-dimensional analytical model by Parke, S.A., Moon, J.E., Wann, H.C., Ko, P.K., Hu, C.

    Published in IEEE transactions on electron devices (01-07-1992)
    “…A systematic study of gate-induced drain leakage (GIDL) in single-diffusion drain (SD), lightly doped drain (LDD), and fully gate-overlapped LDD (GOLD)…”
    Get full text
    Journal Article
  4. 4

    An accurate semi-empirical saturation drain current model for LDD n-MOSFET by Kai Chen, Wann, H.C., Duster, J., Pramanik, D., Nariani, S., Ko, P.K., Hu, C.

    Published in IEEE electron device letters (01-03-1996)
    “…Based on a new empirical mobility model which is solely dependent on V/sub gs/, V/sub t/ and T/sub ox/, a corresponding semiempirical I/sub dsat/ model for…”
    Get full text
    Journal Article
  5. 5

    Channel doping engineering of MOSFET with adaptable threshold voltage using body effect for low voltage and low power applications by Wann, H.C., Chenming Hu, Noda, K., Sinitsky, D., Assaderaghi, F., Bokor, J.

    “…With the scaling of the power supply voltage V/sub DD/ in low voltage and low power VLSI, the threshold voltage of the MOSFET device needs to be reduced to…”
    Get full text
    Conference Proceeding