Search Results - "Walker, Duncan M. Hank"
-
1
Power supply noise control in pseudo functional test
Published in 2013 IEEE 31st VLSI Test Symposium (VTS) (01-04-2013)“…Pseudo functional K Longest Path Per Gate (KLPG) test (PKLPG) is proposed to generate delay tests that test the longest paths while having power supply noise…”
Get full text
Conference Proceeding -
2
Topological Heuristics for Scan Test Overhead Reduction
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-06-2023)“…High test coverage is critical to manufacturing a competitive integrated circuit. Design-for-test infrastructure, however, increases the power-performance-area…”
Get full text
Journal Article -
3
Improved power supply noise control for pseudo functional test
Published in 2014 IEEE 32nd VLSI Test Symposium (VTS) (01-04-2014)“…Differences in power supply noise (PSN) between functional and structural delay testing can lead to differences in chip operating frequencies of 30% or more…”
Get full text
Conference Proceeding -
4
I sub(DDQ) testing of bridging faults in logic resources of reconfigurable field programmable gate arrays
Published in IEEE transactions on computers (01-10-1998)“…This paper presents an I sub(DDQ)-based test strategy for detecting bridging faults in the logic resources of reprogrammable Field Programmable Gate Arrays…”
Get full text
Journal Article -
5
Modeling Power Supply Noise in Delay Testing
Published in IEEE design & test of computers (01-05-2007)“…Excessive power supply noise during test can cause overkill. This article discusses two models for supply noise in delay testing and their application to test…”
Get full text
Journal Article