Search Results - "Vater, Frank"

Modified hydrodissection for computed tomography-guided biopsy of mediastinal lesions: the “marshmallow” technique by Tyng, Chiang Jeng, Travesso, Demian Jungklaus, Santos, Erich Frank Vater, Bitencourt, Almir Galvão Vieira, Barbosa, Paula Nicole Vieira Pinto

Get full text

Modified hydrodissection for computed tomography-guided biopsy of mediastinal lesions: the “marshmallow” technique by Tyng, Chiang Jeng, Travesso, Demian Jungklaus, Santos, Erich Frank Vater, Bitencourt, Almir Galvão Vieira, Barbosa, Paula Nicole Vieira Pinto

Get full text

Computed tomography-guided percutaneous gastrostomy: initial experience at a cancer center by Tyng, Chiang Jeng, Santos, Erich Frank Vater, Guerra, Luiz Felipe Alves, Bitencourt, Almir Galvão Vieira, Barbosa, Paula Nicole Vieira Pinto, Chojniak, Rubens

“…Gastrostomy is indicated for patients with conditions that do not allow adequate oral nutrition. To reduce the morbidity and costs associated with the…”
Get full text

A 130-GHz Bandwidth 61-dBOhm Variable-Gain Differential Linear TIA in a 130-nm SiGe:C BiCMOS Technology by Herbel, Thiemo, Tarar, Mohsin, Vater, Frank, Kissinger, Dietmar

“…A differential linear transimpedance amplifier (TIA) implemented in a 130-nm SiGe:C BiCMOS technology with f_{\text {T}} / f_{\text {max }} of 350 / 450…”
Get full text

Investigation of new NV memory architectures for low duty-cycle embedded systems by Vater, Frank, Schoelzel, Mario

“…Processors in sensor nodes offer very deep sleep modes to save energy and to increase the battery lifetime with the disadvantage that the content of the…”
Get full text

Caution: GALS-ification as a Means against SCA Attacks by Dyka, Zoya, Kabin, Ievgen, Klann, Dan, Vater, Frank, Langendoerfer, Peter

“…The following topics are dealt with: fault diagnosis; logic testing; cryptography; logic design; railways; program testing; combinational circuits;…”
Get full text

Design of a Test Processor for Asynchronous Chip Test by Zeidler, S., Wolf, C., Krstic, M., Vater, F., Kraemer, R.

“…Due to asynchronous timing and arbitration asynchronous designs may behave no deterministically. For the test of such systems, this means that an exact timing,…”
Get full text

On the feasibility of handling manufacturing faults in embedded memories by software means by Schölzel, Mario, Skoncej, Patryk, Vater, Frank

“…This paper presents a software-based technique for handling permanent faults in low-cost memories for embedded systems. Basically the technique is based on an…”
Get full text

Embedded low power clock generator for sensor nodes by Schrape, O., Vater, F.

“…In this paper an embedded clock generation solution for low power sensor nodes is presented. A design example of a Digitally Controlled Oscillator (DCO) is…”
Get full text

TNODE: A low power sensor node processor for secure wireless networks by Panic, Goran, Schrape, Oliver, Basmer, Thomas, Vater, Frank, Tittelbach-Helmrich, Klaus

“…In this paper we describe a sensor node crypto processor designed for use in wireless sensor networks with strong security demands. The presented…”
Get full text

Customizing sensor nodes and software for individual pervasive health applications by Langendoerfer, Peter, Vater, Frank, Piotrowski, Krzysztof

“…In this paper we introduce the idea of realizing pervasive health care applications by tailoring the underlying hardware and software to the needs of this…”
Get full text

Towards Strong Security in Embedded and Pervasive Systems: Energy and Area Optimized Serial Polynomial Multipliers in GF(2k) by Dyka, Z., Langendoerfer, P., Vater, F., Peter, S.

“…In this paper we discuss a theoretical approach to do early assessment of the area and power consumption of hardware accelerators for elliptic curve…”
Get full text

Sensor node processor for security applications by Panic, G., Basmer, T., Schrape, O., Peter, S., Vater, F., Tittelbach-Helmrich, K.

“…In this paper we present a sensor node processor designed to support complex data encryption/decryption operations. The system is developed around an…”
Get full text

Design of a sensor node crypto processor for IEEE 802.15.4 applications by Panic, G., Basmer, T., Henry, S., Peter, S., Vater, F., Tittelbach-Helmrich, K.

“…The security emerges as a very important constraint for many wireless sensor network applications. This paper presents the design of a sensor node processor…”
Get full text

Hybrid Simulation Environment for rapid MSP430 system design test and validation using MSPsim and SystemC by Stecklina, O, Vater, F, Basmer, T, Bergmann, E, Menzel, H

“…Modern, energy-efficient sensor nodes cover a wide variety of application scenarios. For a fast adapting of these devices to new requirements a concurrent…”
Get full text