Search Results - "Tripurari, Karthik"
-
1
A Sub-Sampling-Assisted Phase-Frequency Detector for Low-Noise PLLs With Robust Operation Under Supply Interference
Published in IEEE transactions on circuits and systems. I, Regular papers (01-01-2015)“…Sub-sampling phase detectors (SSPDs) have recently been demonstrated to enable phase-locked loop (PLL) realizations with very low in-band noise. However, the…”
Get full text
Journal Article -
2
Analysis and Design of a 0.6- to 10.5-GHz LNTA for Wideband Receivers
Published in IEEE transactions on circuits and systems. II, Express briefs (01-05-2015)“…A low-noise transconductance amplifier (LNTA) for wideband receivers based on a g m -boosted current mirroring topology that operates over 0.6- to 10.5-GHz is…”
Get full text
Journal Article -
3
RF channelizer architectures using 3-way iterative down conversion for concurrent or fast-switching spectrum analysis
Published in Analog integrated circuits and signal processing (01-08-2016)“…A wide-band RF channelizer architecture using the concept of 3-way iterative down-conversion is introduced. An example RF channelizer implementation splits the…”
Get full text
Journal Article -
4
A 0.5GHz-1.5GHz order scalable harmonic rejection mixer
Published in 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) (01-06-2013)“…In this paper, a harmonic rejection mixer architecture capable of operating for a wide range of LO frequencies is demonstrated. The mixer can be configured to…”
Get full text
Conference Proceeding -
5
Rf frontend for spectrum analysis in cognitive radio
Published 01-01-2014“…Advances in wireless technology have sparked a plethora of mobile communication standards to support a variety of applications. FCC predicts a looming crisis…”
Get full text
Dissertation -
6
RF channelizer architectures using Iterative Downconversion for concurrent or fast-switching spectrum analysis
Published in 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS) (01-08-2014)“…We propose an RF channelizer architecture that uses the concept of 3-way Iterative Down-Conversion (IDC) to channelize a wideband incident spectrum while only…”
Get full text
Conference Proceeding -
7
A 2.2GHz PLL using a phase-frequency detector with an auxiliary sub-sampling phase detector for in-band noise suppression
Published in 2011 IEEE Custom Integrated Circuits Conference (CICC) (01-09-2011)“…Tri-state digital phase-frequency detectors (PFDs) are widely used for the large capture and locking range that they enable, but suffer from relatively large…”
Get full text
Conference Proceeding -
8
A digitally controlled CMOS phase shifter with frequency doubling for multiple-antenna, direct-conversion transceiver systems
Published in 2011 IEEE Radio and Wireless Symposium (01-01-2011)“…A digitally controlled frequency-doubling phase-shifter architecture is presented for the implementation of multiple-antenna GHz transceiver systems. It takes…”
Get full text
Conference Proceeding