Search Results - "Torre, Eduardo de la"
-
1
An Integrated Approach and Tool Support for the Design of FPGA-Based Multi-Grain Reconfigurable Systems
Published in IEEE access (2020)“…Dynamic partial reconfiguration technique can be used to modify regions of an FPGA as large as the whole reconfigurable fabric or as small as individual logic…”
Get full text
Journal Article -
2
Ultrasonography-guided percutaneous release of A3 pulley of the fifth finger to treat trigger finger: Description of the technique, with reference to a specific case
Published in Acta orthopaedica et traumatologica turcica (01-01-2024)“…Trigger finger causes pain and a persistent functional limitation of the hand, which can lead to permanent blockage of the flexor tendon…”
Get full text
Journal Article -
3
Scalable Hardware-Based On-Board Processing for Run-Time Adaptive Lossless Hyperspectral Compression
Published in IEEE access (2019)“…Hyperspectral data processing is a computationally intensive task that is usually performed in high-performance computing clusters. However, in remote sensing…”
Get full text
Journal Article -
4
Peri-implant Mucositis
Published in The International journal of periodontics & restorative dentistry (01-03-2019)“…Peri-implant mucositis has been defined as a reversible inflammatory reaction in the soft tissues around a functioning implant with no bone loss. This paper…”
Get more information
Journal Article -
5
Exploiting Multi-Level Parallelism for Run-Time Adaptive Inverse Kinematics on Heterogeneous MPSoCs
Published in IEEE access (2020)“…This paper presents a run-time solver for the inverse kinematics of a robotic arm implemented on a heterogeneous Multi-Processor System-on-Chip (MPSoC). The…”
Get full text
Journal Article -
6
Using SRAM based FPGAs for power-aware high performance wireless sensor networks
Published in Sensors (Basel, Switzerland) (01-03-2012)“…While for years traditional wireless sensor nodes have been based on ultra-low power microcontrollers with sufficient but limited computing power, the…”
Get full text
Journal Article -
7
FPGA-Based High-Performance Embedded Systems for Adaptive Edge Computing in Cyber-Physical Systems: The ARTICo³ Framework
Published in Sensors (Basel, Switzerland) (08-06-2018)“…Cyber-Physical Systems are experiencing a paradigm shift in which processing has been relocated to the distributed sensing layer and is no longer performed in…”
Get full text
Journal Article -
8
A Machine-Learning-Based Distributed System for Fault Diagnosis With Scalable Detection Quality in Industrial IoT
Published in IEEE internet of things journal (15-03-2021)“…In this article, a methodology based on machine learning for fault detection in continuous processes is presented. It aims to monitor fully distributed…”
Get full text
Journal Article -
9
Accelerating the evolution of a systolic array-based evolvable hardware system
Published in Microprocessors and microsystems (01-02-2018)“…Evolvable hardware is a type of hardware that is able to adapt to different problems by going through a previous training stage which uses an evolutionary…”
Get full text
Journal Article -
10
On the scalability of evolvable hardware architectures: comparison of systolic array and Cartesian genetic programming
Published in Genetic programming and evolvable machines (01-06-2019)“…Evolvable hardware allows the generation of circuits that are adapted to specific problems by using an evolutionary algorithm (EA). Dynamic partial…”
Get full text
Journal Article -
11
Surface molecules of extracellular vesicles secreted by the helminth pathogen Fasciola hepatica direct their internalisation by host cells
Published in PLoS neglected tropical diseases (01-01-2019)“…Helminth parasites secrete extracellular vesicles (EVs) that can be internalised by host immune cells resulting in modulation of host immunity. While the…”
Get full text
Journal Article -
12
The impact of outgroup choice and missing data on major seed plant phylogenetics using genome-wide EST data
Published in PloS one (02-06-2009)“…Genome level analyses have enhanced our view of phylogenetics in many areas of the tree of life. With the production of whole genome DNA sequences of hundreds…”
Get full text
Journal Article -
13
Run-Time Reconfigurable MPSoC-Based On-Board Processor for Vision-Based Space Navigation
Published in IEEE access (2020)“…This paper describes a reconfigurable architecture for an on-board processor to be used in space exploration critical systems. It relies on, a dynamically…”
Get full text
Journal Article -
14
DAMHSE: Programming heterogeneous MPSoCs with hardware acceleration using dataflow-based design space exploration and automated rapid prototyping
Published in Microprocessors and microsystems (01-11-2019)“…Heterogeneous Multiprocessor Systems-on-a-Chip (MPSoCs) with programmable hardware acceleration are currently gaining market share in the embedded device…”
Get full text
Journal Article -
15
A Runtime-Scalable and Hardware-Accelerated Approach to On-Board Linear Unmixing of Hyperspectral Images
Published in Remote sensing (Basel, Switzerland) (01-11-2018)“…Space missions are facing disruptive innovation since the appearance of small, lightweight, and low-cost satellites (e.g., CubeSats). The use of commercial…”
Get full text
Journal Article -
16
Fasciola hepatica Gastrodermal Cells Selectively Release Extracellular Vesicles via a Novel Atypical Secretory Mechanism
Published in International journal of molecular sciences (15-05-2022)“…The liver fluke, , is an obligate blood-feeder, and the gastrodermal cells of the parasite form the interface with the host's blood. Despite their importance…”
Get full text
Journal Article -
17
Role of Fasciola hepatica Small RNAs in the Interaction With the Mammalian Host
Published in Frontiers in cellular and infection microbiology (20-01-2022)“…MicroRNAs (miRNAs) are important post-transcriptional regulators of gene expression being involved in many different biological processes and play a key role…”
Get full text
Journal Article -
18
Introduction to Special issue on Reconfigurable computing and FPGAs
Published in Microprocessors and microsystems (01-10-2015)Get full text
Journal Article -
19
Customized and automated routing repair toolset towards side-channel analysis resistant dual rail logic
Published in Microprocessors and microsystems (01-11-2014)“…Dual-rail Precharge Logic (DPL) has been widely studied as an effective countermeasure category for mitigating Side Channel Attack (SCA) threats, where…”
Get full text
Journal Article -
20
A Fast Emulation-Based NoC Prototyping Framework
Published in 2008 International Conference on Reconfigurable Computing and FPGAs (01-12-2008)“…This paper presents an FPGA emulation-based fast network on chip (NoC) prototyping framework, called dynamic reconfigurable NoC (DRNoC) emulation platform. The…”
Get full text
Conference Proceeding