Search Results - "TURNER, Steven Eugene"

  • Showing 1 - 16 results of 16
Refine Results
  1. 1

    Phase Coherent Frequency Hopping in Direct Digital Synthesizers and Phase Locked Loops by Turner, Steven Eugene, Cali, Joseph D.

    “…Phase coherent, frequency hopping direct digital synthesizer (DDS) and Type-II phase locked loop (PLL) circuits are presented in this paper. The proposed…”
    Get full text
    Journal Article
  2. 2
  3. 3

    Front-End Programmable 40 GS/s Monobit ADC in 45 nm SOI Technology by Huang, Cameron, Bonner-Stewart, Jeffrey F., Turner, Steven Eugene, Wang, Renyuan

    “…A 40 GS/s monobit analog-to-digital converter (ADC) with programmable RF input conditioning implemented in an RF 45 nm silicon-on-insulator (GF 45RFSOI)…”
    Get full text
    Journal Article
  4. 4

    Direct Digital Synthesizer With Sine-Weighted DAC at 32-GHz Clock Frequency in InP DHBT Technology by Turner, S.E., Kotecki, D.E.

    Published in IEEE journal of solid-state circuits (01-10-2006)
    “…A direct digital synthesizer (DDS) implemented in InP double heterojunction bipolar transistor (DHBT) technology is reported. This DDS uses a sine-weighted…”
    Get full text
    Journal Article
  5. 5
  6. 6

    ROM-Based Direct Digital Synthesizer at 24 GHz Clock Frequency in InP DHBT Technology by Turner, S.E., Chan, R.T., Feng, J.T.

    “…A direct digital synthesizer (DDS) implemented in InP double heterojunction bipolar transistor technology is reported. The DDS has a 12 b phase accumulator and…”
    Get full text
    Journal Article
  7. 7

    Direct digital synthesizer with ROM-Less architecture at 13-GHz clock frequency in InP DHBT technology by Turner, S.E., Kotecki, D.E.

    “…A direct digital synthesizer (DDS) implemented in InP double heterojunction bipolar transistor (DHBT) technology is reported. The DDS has a ROM-less…”
    Get full text
    Journal Article
  8. 8

    Single-Chip 30 GHz SiGe Sub-Sampling PLL with 28.3 fs Jitter by Dimitrov, Dimitre, Hickle, Mark D., Speir, Matthew, Krzyzek, Joseph M., Lacroix, Daniel P., Srinivas, Shail, Sepanek, Robert, Desrochers, Spencer, Turner, Steven Eugene

    “…We demonstrate a phase locked loop (PLL) in a 45 nm PDSOI process with SiGe heterojunction bipolar devices (HBTs). The PLL has an output frequency centered…”
    Get full text
    Conference Proceeding
  9. 9

    36-GHz, 16 \times 6-Bit ROM in InP DHBT Technology Suitable for DDS Application by Manandhar, S., Turner, S.E., Kotecki, D.E.

    Published in IEEE journal of solid-state circuits (01-02-2007)
    “…A 16times6-bit read-only memory (ROM), employing an architecture suitable for use as a phase to amplitude converter for direct digital synthesizers (DDS), has…”
    Get full text
    Journal Article
  10. 10

    36-GHz, 16×6-bit ROM in InP DHBT technology suitable for DDS application by MANANDHAR, Sanjeev, TURNER, Steven Eugene, KOTECKI, David E

    Published in IEEE journal of solid-state circuits (01-02-2007)
    “…A 16times6-bit read-only memory (ROM), employing an architecture suitable for use as a phase to amplitude converter for direct digital synthesizers (DDS), has…”
    Get full text
    Journal Article
  11. 11

    A Single-Chip 25.3-28.0 GHz SiGe BiCMOS PLL with −134 dBc/Hz Phase Noise at 10 MHz Offset and −96 dBc Reference Spurs by Hickle, Mark D., Grout, Kevin, Grens, Curtis, Flewelling, Gregory, Turner, Steven Eugene

    “…This paper presents a 25.3-28.0 GHz integer-N PLL in a 90 nm SiGe BiCMOS process. The PLL heavily utilizes SiGe HBTs for high-speed and low-noise operation,…”
    Get full text
    Conference Proceeding
  12. 12

    4-bit adder-accumulator at 41-GHz clock frequency in InP DHBT technology by Turner, S.E., Elder, R.B., Jansen, D.S., Kotecki, D.E.

    “…A 41-GHz 4-b adder-accumulator test circuit implemented in InP double heterojunction bipolar transistor (DHBT) technology using 624 transistors is reported…”
    Get full text
    Journal Article
  13. 13

    High-speed digital and mixed-signal components for X- and K(U)-band direct digital synthesizers in indium phosphide DHBT technology by Turner, Steven Eugene

    Published 01-01-2006
    “…Recently reported double heterojunction bipolar transistor (DHBT) devices manufactured in Indium Phosphide (InP) technology with ft and fmax both over 300 GHz…”
    Get full text
    Dissertation
  14. 14

    High-speed digital and mixed-signal components for X- and K(U)-band direct digital synthesizers in indium phosphide DHBT technology by Turner, Steven Eugene

    “…Recently reported double heterojunction bipolar transistor (DHBT) devices manufactured in Indium Phosphide (InP) technology with ft and fmax both over 300 GHz…”
    Get full text
    Dissertation
  15. 15

    Benchmark results for high-speed 4-bit accumulators implemented in indium phosphide DHBT technology by Turner, S.E., Kotecki, D.E.

    “…High-speed accumulators are frequently used as a benchmark of the high-speed performance and ability to yield large scale circuits in InP double heterojunction…”
    Get full text
    Conference Proceeding
  16. 16

    BENCHMARK RESULTS FOR HIGH-SPEED 4-BIT ACCUMULATORS IMPLEMENTED IN INDIUM PHOSPHIDE DHBT TECHNOLOGY by TURNER, STEVEN EUGENE, KOTECKI, DAVID E.

    “…High-speed accumulators are frequently used as a benchmark of the high-speed performance and ability to yield large scale circuits in InP double…”
    Get full text
    Book Chapter