Search Results - "T. Riesgo"

Refine Results
  1. 1

    Towards reliable optical label-free point-of-care (PoC) biosensing devices by Holgado, M., Maigler, M.V., Santamaría, B., Hernandez, A.L., Lavín, A., Laguna, M.F., Sanza, F.J., Granados, D., Casquel, R., Portilla, J., Riesgo, T.

    Published in Sensors and actuators. B, Chemical (29-11-2016)
    “…In this work, we report a method to read-out optical biosensors that significantly enhance the Limit of Detection (LoD). In a previous work we introduced the…”
    Get full text
    Journal Article
  2. 2

    Reconfigurable Hardware Architecture of a Shape Recognition System Based on Specialized Tiny Neural Networks With Online Training by Moreno, F., Alarcon, J., Salvador, R., Riesgo, T.

    “…Neural networks are widely used in pattern recognition, security applications, and robot control. We propose a hardware architecture system using tiny neural…”
    Get full text
    Journal Article
  3. 3

    Wireless Sensor Network for Environmental Monitoring : Application in a Coffee Factory by Valverde, J., Rosello, V., Mujica, G., Portilla, J., Uriarte, A., Riesgo, T.

    “…Wireless sensor networks have been a big promise during the last few years, but a lack of real applications makes difficult the establishment of this…”
    Get full text
    Journal Article
  4. 4

    Concurrent and simple digital controller of an AC/DC converter with power factor correction based on an FPGA by de Castro, A., Zumel, P., Garcia, O., Riesgo, T., Uceda, J.

    Published in IEEE transactions on power electronics (01-01-2003)
    “…Nowadays, most digital controls for power converters are based on DSPs. This paper presents a field programmable gate array (FPGA) based digital control for a…”
    Get full text
    Journal Article
  5. 5

    A scalable H.264/AVC deblocking filter architecture by Cervero, T., Otero, A., López, S., de la Torre, E., Callicó, G. M., Riesgo, T., Sarmiento, R.

    Published in Journal of real-time image processing (01-06-2016)
    “…The deblocking filter (DF) is one of the most complex functional cores of the H.264/AVC and SVC codecs. Its computational cost is heavily dependent on the…”
    Get full text
    Journal Article
  6. 6

    Adaptable Security in Wireless Sensor Networks by Using Reconfigurable ECC Hardware Coprocessors by J. Portilla, A. Otero, E. de la Torre, T. Riesgo, O. Stecklina, S. Peter, P. Langendörfer

    “…Specific features of Wireless Sensor Networks (WSNs) like the open accessibility to nodes, or the easy observability of radio communications, lead to severe…”
    Get full text
    Journal Article
  7. 7

    A Piezoelectric Minirheometer for Measuring the Viscosity of Polymer Microsamples by Sanchez, A.M., Prieto, R., Laso, M., Riesgo, T.

    “…This paper describes the electromechanical design, operating principles and performance of a rheometer able to characterize the rheological behavior of…”
    Get full text
    Journal Article
  8. 8

    Design methodologies based on hardware description languages by Riesgo, T., Torroja, Y., de la Torre, E.

    “…In this paper, we are presenting the basic methodology to be used in the design of a digital system, based on the use of hardware description languages. The…”
    Get full text
    Journal Article
  9. 9

    Teaching embedded systems and microcontrollers using scale models by Torroja, Y., Garcia, O., Riesgo, T., de la Torre, E.

    “…One of the main problems that appear in teaching subjects like embedded systems and microcontrollers is to adequate the theoretical and practical lessons. In…”
    Get full text
    Conference Proceeding
  10. 10

    Power-aware multi-objective evolvable hardware system on an FPGA by López, B., Valverde, J., de la Torre, E., Riesgo, T.

    “…Dynamic and Partial Reconfiguration (DPR) allows a system to be able to modify certain parts of itself during run-time. This feature gives rise to the…”
    Get full text
    Conference Proceeding
  11. 11

    Embedded Runtime Reconfigurable Nodes for Wireless Sensor Networks Applications by Krasteva, Y. E., Portilla, J., de la Torre, E., Riesgo, T.

    Published in IEEE sensors journal (01-09-2011)
    “…The use of reconfigurable hardware (HW) can improve the processing performance of many systems, including Wireless Sensor Networks (WSNs). Moreover,…”
    Get full text
    Journal Article
  12. 12

    Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing by Salvador, R., Otero, A., Mora, J., de la Torre, E., Riesgo, T., Sekanina, L.

    Published in IEEE transactions on computers (01-08-2013)
    “…This paper presents an evolvable hardware system, fully contained in an FPGA, which is capable of autonomously generating digital processing circuits,…”
    Get full text
    Journal Article
  13. 13

    Smart parking service based on Wireless Sensor Networks by Jihoon Yang, Portilla, J., Riesgo, T.

    “…In this paper, we present the design and implementation of a prototype system of Smart Parking Services based on Wireless Sensor Networks (WSNs) that allows…”
    Get full text
    Conference Proceeding
  14. 14

    Using SRAM based FPGAs for power-aware high performance wireless sensor networks by Valverde, Juan, Otero, Andres, Lopez, Miguel, Portilla, Jorge, de la Torre, Eduardo, Riesgo, Teresa

    Published in Sensors (Basel, Switzerland) (01-03-2012)
    “…While for years traditional wireless sensor nodes have been based on ultra-low power microcontrollers with sufficient but limited computing power, the…”
    Get full text
    Journal Article
  15. 15

    Ultra low power FPGA-based architecture for Wake-up Radio in Wireless Sensor Networks by Rosello, V., Portilla, J., Riesgo, T.

    “…In this paper the capabilities of ultra low power FPGAs to implement Wake-up Radios (WuR) for ultra low energy Wireless Sensor Networks (WSNs) are analyzed…”
    Get full text
    Conference Proceeding
  16. 16

    Custom hardware IEEE 1451.2 implementation for smart transducers by de Castro, A., Riesgo, T., de la Torre, E., Torroja, Y., Uceda, J.

    “…The heterogeneity of sensor interfaces has caused the creation of the IEEE 1451.2 standard. This standard proposes a common digital interface for all sensors…”
    Get full text
    Conference Proceeding
  17. 17

    A simple digital hardware to control a PFC converter by Zumel, P., de Castro, A., Garcia, O., Riesgo, T., Uceda, J.

    “…There is increasing interest in using digital controllers for power converters. Most of them are based on DSPs. This paper presents a digital controller for a…”
    Get full text
    Conference Proceeding
  18. 18

    Quality estimation of test vectors and functional validation procedures based on fault and error models by Riesgo, T., Torroja, Y., de la Torre, E., Uceda, J.

    “…This paper presents a method to estimate the quality of a set of test vectors and the validation procedures from pre-synthesised descriptions in VHDL. The…”
    Get full text
    Conference Proceeding
  19. 19

    Design and prototyping of DSP custom circuits based on a library of arithmetic components by Ruiz, P.L., Riesgo, T., Uceda, J.

    “…In this paper, the development and design of a library of arithmetic components is presented. The library contains different types of adders and multipliers…”
    Get full text
    Conference Proceeding
  20. 20

    A Novel Method for Radio Propagation Simulation Based on Automatic 3D Environment Reconstruction by D. He, G. Liang, J. Portilla, T. Riesgo

    Published in Radioengineering (01-12-2012)
    “…In this paper, a novel method to simulate radio propagation is presented. The method consists of two steps: automatic 3D scenario reconstruction and…”
    Get full text
    Journal Article