Search Results - "Stop, Russell"
-
1
A 14 Bit 1 GS/s RF Sampling Pipelined ADC With Background Calibration
Published in IEEE journal of solid-state circuits (01-12-2014)“…We discuss a 14 bit 1 GS/s RF sampling pipelined ADC that utilizes correlation-based background calibration to correct the inter-stage gain, settling and…”
Get full text
Journal Article -
2
A 16-bit 250-MS/s IF Sampling Pipelined ADC With Background Calibration
Published in IEEE journal of solid-state circuits (01-12-2010)“…This paper describes a 16-bit 250 MS/s ADC fabricated on a 0.18 BiCMOS process. The ADC has an integrated input buffer with a new linearization technique that…”
Get full text
Journal Article Conference Proceeding -
3
A 16b 250MS/s IF-sampling pipelined A/D converter with background calibration
Published in 2010 IEEE International Solid-State Circuits Conference - (ISSCC) (01-02-2010)“…We present a 16b 250MS/S ADC that employs background calibration of the residue amplifier gain errors. It has an integrated input buffer and is fabricated on a…”
Get full text
Conference Proceeding -
4
A 14-bit 100-Msample/s subranging ADC
Published in IEEE journal of solid-state circuits (01-12-2000)“…This paper describes a 14-b analog-to-digital converter designed in a complementary bipolar process. Although it uses a fairly traditional three-stage…”
Get full text
Journal Article -
5
A dual channel IF-digitizing IC with 117dB dynamic range at 300Mhz IF for EDGE/GSM base-stations [receiver]
Published in Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571) (2004)“…An integrated circuit is presented which receives an input IF frequency in the range of 70-300 MHz, and achieves 117 dB of dynamic range in a 200 kHz bandwidth…”
Get full text
Conference Proceeding