Search Results - "Stefan Mangard"
-
1
Malware Guard Extension: abusing Intel SGX to conceal cache attacks
Published in Cybersecurity (Singapore) (19-01-2020)“…In modern computer systems, user processes are isolated from each other by the operating system and the hardware. Additionally, in a cloud scenario it is…”
Get full text
Journal Article -
2
Compress: Generate Small and Fast Masked Pipelined Circuits
Published in IACR transactions on cryptographic hardware and embedded systems (18-07-2024)“…Masking is an effective countermeasure against side-channel attacks. It replaces every logic gate in a computation by a gadget that performs the operation over…”
Get full text
Journal Article -
3
Isap v2.0
Published in IACR Transactions on Symmetric Cryptology (22-06-2020)“…We specify Isap v2.0, a lightweight permutation-based authenticated encryption algorithm that is designed to ease protection against side-channel and fault…”
Get full text
Journal Article -
4
SIFA: Exploiting Ineffective Fault Inductions on Symmetric Cryptography
Published in IACR transactions on cryptographic hardware and embedded systems (01-08-2018)“…Since the seminal work of Boneh et al., the threat of fault attacks has been widely known and techniques for fault attacks and countermeasures have been…”
Get full text
Journal Article -
5
Smooth Passage with the Guards: Second-Order Hardware Masking of the AES with Low Randomness and Low Latency
Published in IACR transactions on cryptographic hardware and embedded systems (04-12-2023)“…Cryptographic devices in hostile environments can be vulnerable to physical attacks such as power analysis. Masking is a popular countermeasure against such…”
Get full text
Journal Article -
6
MEAS: memory encryption and authentication secure against side-channel attacks
Published in Journal of cryptographic engineering (01-06-2019)“…Memory encryption is used in many devices to protect memory content from attackers with physical access to a device. However, many current memory encryption…”
Get full text
Journal Article -
7
Riding the Waves Towards Generic Single-Cycle Masking in Hardware
Published in IACR transactions on cryptographic hardware and embedded systems (31-08-2022)“…Research on the design of masked cryptographic hardware circuits in the past has mostly focused on reducing area and randomness requirements. However, many…”
Get full text
Journal Article -
8
SYNFI: Pre-Silicon Fault Analysis of an Open-Source Secure Element
Published in IACR transactions on cryptographic hardware and embedded systems (31-08-2022)“…Fault attacks are active, physical attacks that an adversary can leverage to alter the control-flow of embedded devices to gain access to sensitive information…”
Get full text
Journal Article -
9
Fault-Resistant Partitioning of Secure CPUs for System Co-Verification against Faults
Published in IACR transactions on cryptographic hardware and embedded systems (05-09-2024)“…Fault injection attacks are a serious threat to system security, enabling attackers to bypass protection mechanisms or access sensitive information. To…”
Get full text
Journal Article -
10
SIFA: Exploiting Ineffective Fault Inductions on Symmetric Cryptography
Published in IACR transactions on cryptographic hardware and embedded systems (16-08-2018)“…Since the seminal work of Boneh et al., the threat of fault attacks has been widely known and techniques for fault attacks and countermeasures have been…”
Get full text
Journal Article -
11
ISAP – Towards Side-Channel Secure Authenticated Encryption
Published in IACR Transactions on Symmetric Cryptology (08-03-2017)“…Side-channel attacks and in particular differential power analysis (DPA) attacks pose a serious threat to cryptographic implementations. One approach to…”
Get full text
Journal Article -
12
Systematic Classification of Side-Channel Attacks: A Case Study for Mobile Devices
Published in IEEE Communications surveys and tutorials (2018)“…Side-channel attacks on mobile devices have gained increasing attention since their introduction in 2007. While traditional side-channel attacks, such as power…”
Get full text
Journal Article -
13
A unified masking approach
Published in Journal of cryptographic engineering (2018)“…The continually growing number of security-related autonomous devices requires efficient mechanisms to counteract low-cost side-channel analysis (SCA) attacks…”
Get full text
Journal Article -
14
Spectre Attacks: Exploiting Speculative Execution
Published in 2019 IEEE Symposium on Security and Privacy (SP) (01-05-2019)“…Modern processors use branch prediction and speculative execution to maximize performance. For example, if the destination of a branch depends on a memory…”
Get full text
Conference Proceeding -
15
An IoT Endpoint System-on-Chip for Secure and Energy-Efficient Near-Sensor Analytics
Published in IEEE transactions on circuits and systems. I, Regular papers (01-09-2017)“…Near-sensor data analytics is a promising direction for internet-of-things endpoints, as it minimizes energy spent on communication and reduces network load -…”
Get full text
Journal Article -
16
Riding the Waves Towards Generic Single-Cycle Masking in Hardware
Published in IACR transactions on cryptographic hardware and embedded systems (01-08-2022)“…Research on the design of masked cryptographic hardware circuits in the past has mostly focused on reducing area and randomness requirements. However, many…”
Get full text
Journal Article -
17
Scatter and Split Securely: Defeating Cache Contention and Occupancy Attacks
Published in 2023 IEEE Symposium on Security and Privacy (SP) (01-05-2023)“…In this paper, we propose SassCache, a secure skewed associative cache with keyed index mapping. For this purpose, we design a new two-layered, low-latency…”
Get full text
Conference Proceeding -
18
Securing conditional branches in the presence of fault attacks
Published in 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01-03-2018)“…In typical software, many comparisons and subsequent branch operations are highly critical in terms of security. Examples include password checks, signature…”
Get full text
Conference Proceeding -
19
Protecting RISC-V Processors against Physical Attacks
Published in 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01-03-2019)“…RISC-V is an emerging instruction-set architecture suitable for a wide variety of applications, which ranges from simple microcontrollers to high-performance…”
Get full text
Conference Proceeding -
20
SCFI: State Machine Control-Flow Hardening Against Fault Attacks
Published in 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE) (01-04-2023)“…Fault injection (FI) is a powerful attack methodology allowing an adversary to entirely break the security of a target device. As finite-state machines (FSMs)…”
Get full text
Conference Proceeding