Search Results - "Soh, Lip Kai"
-
1
An adjustable reset pulse phase frequency detector for phase locked loop
Published in 2009 1st Asia Symposium on Quality Electronic Design (01-07-2009)“…In this paper, an adjustable reset pulse phase frequency detector (PFD) for phase-locked loop (PLL) is proposed and analyzed. The proposed PFD adjust the width…”
Get full text
Conference Proceeding -
2
A low-noise phase-locked loop with programmable gain VCO
Published in 2nd Asia Symposium on Quality Electronic Design (ASQED) (01-08-2010)“…In this paper, a phase-locked loop (PLL) with programmable gain VCO is proposed and analyzed. The proposed design adjusts the gain of the VCO based on the…”
Get full text
Conference Proceeding -
3
A 2.5-12.5Gbps interpolator-based clock and data recovery circuit for FPGA
Published in 2012 4th Asia Symposium on Quality Electronic Design (ASQED) (01-07-2012)“…This paper presents a programmable half-rate clock and data recovery (CDR) circuit for plesiochronous serial I/O links. The CDR is implemented in TSMC 28nm…”
Get full text
Conference Proceeding -
4
Programmable low-dithering-jitter interpolator-based CDR
Published in 2011 International Symposium on Integrated Circuits (01-12-2011)“…This paper presents a methodology to determine the optimum filter settings for interpolator-based CDR. The proposed methodology quantifies the relationship…”
Get full text
Conference Proceeding -
5
7.6 A +8dBm BLE/BT transceiver with automatically calibrated integrated RF bandpass filter and −58dBc TX HD2
Published in 2017 IEEE International Solid-State Circuits Conference (ISSCC) (01-02-2017)“…To facilitate the ubiquitous deployment of wireless sensors for Internet-of-Things (IoT) applications, highly integrated ultra-low-power (ULP) RF transceivers…”
Get full text
Conference Proceeding -
6
A fast-lock delay-locked loop architecture with improved precharged PFD
Published in Analog integrated circuits and signal processing (01-05-2008)“…In this paper, a dual charge pump architecture for fast-lock delay-locked loop (DLL) is proposed and analyzed. The proposed fast lock DLL uses only one phase…”
Get full text
Journal Article -
7
Fast-Lock Dual Charge Pump Analog DLL using Improved Phase Frequency Detector
Published in 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) (01-04-2007)“…In this paper, a dual charge pump architecture for fast-lock low-jitter analog delay-locked loop (DLL) is proposed and analyzed. The proposed fast lock analog…”
Get full text
Conference Proceeding