Search Results - "Singh Raghav, Himadri"
-
1
A balanced power analysis attack resilient adiabatic logic using single charge sharing transistor
Published in Integration (Amsterdam) (01-11-2019)“…The existing Power Analysis Attacks (PAA) resilient adiabatic logic designs exhibit variations in current peaks, have asymmetric structures and suffer from…”
Get full text
Journal Article -
2
Fully-Digital Broadband Calibration-Less Impedance Monitor for Probe Insertion Detection against Power Analysis Attacks
Published in 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (12-06-2022)“…In this work, a broadband supply impedance monitor is proposed to detect insertion of probing devices or package/PCB modifications in secure systems. The…”
Get full text
Conference Proceeding -
3
Investigating the influence of adiabatic load on the 4-phase adiabatic system design
Published in Integration (Amsterdam) (01-11-2020)“…This paper investigates the power-clock generation using Step Charging Circuits (SCC). In particular, the impact of the adiabatic load on the energy…”
Get full text
Journal Article -
4
Harmonic free Delay Locked Loop having low jitter with wide-range operations
Published in IEEE-International Conference On Advances In Engineering, Science And Management (ICAESM -2012) (01-03-2012)“…A Delay Locked Loops (DLL) suffers from harmonic locking problem over wide-range frequency operation. Phase selection circuit plays an important in DLL. It is…”
Get full text
Conference Proceeding -
5
Adiabatic circuits for power-constrained cryptographic computations
Published 01-01-2018“…This thesis tackles the need for ultra-low power operation in power-constrained cryptographic computations. An example of such an application could be…”
Get full text
Dissertation -
6
Design of low power, low jitter DLL tested at all five corners to avoid false locking
Published in 2012 10th IEEE International Conference on Semiconductor Electronics (ICSE) (01-09-2012)“…A modified Phase Selection Circuit, a modified Phase Frequency Detector and a modified Voltage Controlled Delay Line is proposed to improve the Delay Locked…”
Get full text
Conference Proceeding -
7
Investigating the effectiveness of Without Charge-Sharing Quasi-Adiabatic Logic for energy efficient and secure cryptographic implementations
Published in Microelectronics (01-06-2018)“…Existing secure adiabatic logic designs use charge sharing inputs to deliver input independent energy dissipation and suffer from non-adiabatic losses (NAL)…”
Get full text
Journal Article -
8
Symmetric Power Analysis Attack Resilient Adiabatic Logic for Smartcard Applications
Published in 2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS) (01-07-2018)“…On the whole existing secure adiabatic logic designs exhibit variations in current peaks and have asymmetric structures. However, asymmetric structure and…”
Get full text
Conference Proceeding -
9
Robustness of power analysis attack resilient adiabatic logic: WCS-QuAL under PVT variations
Published in 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS) (01-09-2017)“…In this paper, we propose Without Charge Sharing Quasi Adiabatic Logic (WCS-QuAL) as a countermeasure against Power Analysis Attacks. We evaluate and compare…”
Get full text
Conference Proceeding -
10
Energy efficiency of 2-step charging power-clock for adiabatic logic
Published in 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS) (01-09-2016)“…The generation of power-clocks in adiabatic integrated circuits is investigated. Specifically, we consider the energy efficiency of a 2-step charging strategy…”
Get full text
Conference Proceeding -
11
A novel power analysis attack resilient adiabatic logic without charge sharing
Published in 2017 European Conference on Circuit Theory and Design (ECCTD) (01-09-2017)“…In this paper, we propose a novel power analysis attack resilient adiabatic logic which, unlike existing secure adiabatic logic designs doesn't require any…”
Get full text
Conference Proceeding -
12
Investigation of stepwise charging circuits for power-clock generation in Adiabatic Logic
Published in 2016 12th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME) (01-06-2016)“…The generation of power-clocks in adiabatic integrated circuits is investigated. Specifically, we consider stepwise charging strategies (2, 3, 4, 5, 6, 7, and…”
Get full text
Conference Proceeding -
13
Design of low voltage OTA for bio-medical application
Published in 2013 Annual International Conference on Emerging Research Areas and 2013 International Conference on Microelectronics, Communications and Renewable Energy (01-06-2013)“…This paper deals with the design of a low power signal conditioning circuit for use in biomedical applications. The signal conditioning circuit constitutes an…”
Get full text
Conference Proceeding