Search Results - "See, G. H."
-
1
Surface-Potential Solution for Generic Undoped MOSFETs With Two Gates
Published in IEEE transactions on electron devices (01-01-2007)“…We present a rigorously derived analytical Poisson solution for undoped semiconductors and apply the general solution to generic MOSFETs with two gates,…”
Get full text
Journal Article -
2
Single-piece polycrystalline silicon accumulation/depletion/inversion model with implicit/explicit surface-potential solutions
Published in Applied physics letters (16-05-2005)“…A single-piece analytical equation for the surface potential at the polycrystalline-silicon (poly-Si) gate of a metal-oxide-semiconductor field-effect…”
Get full text
Journal Article -
3
A CMP Process for Hybrid Bonding Application with Conventional / nt-Cu and SixNy / SixOy Dielectrics
Published in 2024 IEEE 74th Electronic Components and Technology Conference (ECTC) (28-05-2024)“…Advanced packaging has become an important part of the semiconductor technology to realize More-than-Moore paradigm, through its various building blocks for…”
Get full text
Conference Proceeding -
4
A compact model for undoped symmetric double-gate MOSFETs with Schottky-barrier source/drain
Published in ESSDERC 2008 - 38th European Solid-State Device Research Conference (01-09-2008)“…A physics-based compact model for undoped symmetric double-gate MOSFETs with Schottky-barrier source and drain is formulated based on the quasi-2D…”
Get full text
Conference Proceeding -
5
Effect of substrate doping on the capacitance-Voltage characteristics of strained-silicon pMOSFETs
Published in IEEE electron device letters (01-01-2006)“…The effect of substrate doping on the capacitance-voltage characteristics of a surface-channel strained-silicon p-channel MOSFET has been studied to explain a…”
Get full text
Journal Article -
6
Physics-based single-piece charge model for strained-Si MOSFETs
Published in IEEE transactions on electron devices (01-07-2005)“…A physics-based single-piece charge model for strained-silicon (s-Si) MOSFETs from accumulation to strong-inversion regions is presented. The model is…”
Get full text
Journal Article -
7
Physics based scalable MOSFET mismatch model for statistical circuit simulation
Published in 2007 IEEE Conference on Electron Devices and Solid-State Circuits (01-12-2007)“…MOSFET mismatch model based on BSIM3v3 for a CMOS 0.13 μm technology using backward propagation of variance (BPV) methodology coupled with Pelgrom model basis…”
Get full text
Conference Proceeding -
8
A rigorous surface-potential-based I-V model for undoped cylindrical nanowire MOSFETs
Published in 2007 7th IEEE Conference on Nanotechnology (IEEE NANO) (01-08-2007)“…A non-charge-sheet surface-potential-based compact drain-current model for long-channel undoped gate-all-around (GAA) silicon-nanowire (SiNW) MOSFETs is…”
Get full text
Conference Proceeding -
9
New challenges in MOS compact modeling for future generation CMOS
Published in 2008 2nd IEEE International Nanoelectronics Conference (01-03-2008)“…As bulk-MOS technology is approaching its fundamental limit, non-classical devices such as multiple-gate (MG) and silicon-nanowire (SiNW) transistors emerge as…”
Get full text
Conference Proceeding -
10
Impact of BEOL, multi-fingered layout design, and gate protection diode on intrinsic MOSFET threshold voltage mismatch
Published in 2007 IEEE Conference on Electron Devices and Solid-State Circuits (01-12-2007)“…Continued scaling down of MOSFETs, compounded with limitation in process variation control capabilities, has made MOSFET mismatch more significant for advanced…”
Get full text
Conference Proceeding -
11
Effects of pulling rate fluctuation on the interstitial-vacancy boundary formation in CZ-Si single crystal
Published in Journal of crystal growth (01-05-1999)“…In CZ-Si crystal, the position of interstitial-vacancy (i-v) boundary is mainly controlled by the factors of crystal pulling rate and temperature gradient…”
Get full text
Journal Article -
12
Extraction of physical parameters of strained silicon MOSFETs from C-V measurement
Published in Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005 (2005)“…This paper presents a methodology for extraction of the physical parameters of strained-silicon MOSFET from one capacitance-voltage (C-V) measurement based on…”
Get full text
Conference Proceeding -
13
Xsim: unified regional approach to compact modeling for next generation CMOS
Published in Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004 (2004)“…This paper describes the approaches in the development of Xsim, a unified regional threshold-voltage-based model for deep-submicron MOSFETs. In comparison to…”
Get full text
Conference Proceeding