Search Results - "Roy, Surajit Kumar"
-
1
Fault Detection and Diagnosis of DMFB Using Concurrent Electrodes Actuation
Published in Journal of electronic testing (01-02-2023)“…Digital Microfluidic Biochip (DMFB) is a heartening replacement to the conventional approach of biochemical laboratory tests. Air quality monitoring,…”
Get full text
Journal Article -
2
TSV-Cluster Defect Tolerance Using Tree-Based Redundancy for Yield Improvement of 3-D ICs
Published in IEEE transactions on computer-aided design of integrated circuits and systems (01-08-2021)“…Through silicon via (TSV)-based 3-D integrated circuit (3-D IC) has several advantages like high density, high bandwidth, and low-power consumption. However,…”
Get full text
Journal Article -
3
Iterative Parallel Test to Detect and Diagnose Multiple Defects for Digital Microfluidic Biochip
Published in 2019 IEEE 28th Asian Test Symposium (ATS) (01-12-2019)“…Digital microfluidic biochip is a revolutionizing platform to execute complex bioassay operations concurrently. Dependability is an important feature of…”
Get full text
Conference Proceeding -
4
Cluster-aware allocation of spare TSVs for enhanced reliability in 3D ICs
Published in Microelectronics and reliability (01-12-2023)“…Three-dimensional Integrated-Circuits (3D ICs) based on Through-Silicon-Via (TSV) technology offer numerous advantages, including high density, enhanced…”
Get full text
Journal Article -
5
Frequency-scaled thermal-aware test scheduling for 3D ICs using machine learning based temperature estimation
Published in Microelectronics (01-10-2022)“…Three-dimensional Integrated Circuits (3D IC) are being looked at as an alternative in overcoming some critical challenges plaguing conventional 2D ICs…”
Get full text
Journal Article -
6
A cost-effective repair scheme for clustered TSV defects in 3D ICs
Published in Microelectronics and reliability (01-02-2022)“…The current industry trend favors TSV (Through-Silicon-Via) based 3D ICs (Three-dimensional Integrated-Circuits) due to their several benefits. However, the…”
Get full text
Journal Article -
7
Built-in Self-prevention (BISP) for runtime ageing effects of TSVs in 3D ICs
Published in Integration (Amsterdam) (01-01-2024)“…The adoption of Through-Silicon-Vias (TSVs) in Three-Dimensional Integrated Circuits (3D ICs) is gaining momentum in the industry, thanks to the numerous…”
Get full text
Journal Article -
8
Threshold Analysis Using Probabilistic Xgboost Classifier for Hardware Trojan Detection
Published in Journal of electronic testing (01-08-2023)“…The fabless nature of integrated circuits manufacturing leaves them vulnerable to modifications by ill-intentioned third party. There arises a necessity for…”
Get full text
Journal Article -
9
Identification of Random/Clustered TSV Defects in 3D IC During Pre-Bond Testing
Published in Journal of electronic testing (01-10-2019)“…Three-dimensional Integrated Circuits (3D ICs) based on Through-Silicon Vias (TSVs) provide many benefits, such as high density, high bandwidth and low-power…”
Get full text
Journal Article -
10
Hardware Trojan Detection by Stimulating Transitions in Rare Nets
Published in 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID) (01-01-2019)“…Outsourcing in the various stages of Integrated Circuit (IC) manufacturing process leaves the ICs vulnerable to inclusion of malicious circuitry called…”
Get full text
Conference Proceeding -
11
Design-for-test and test time optimization for 3D SOCs
Published in 2017 IEEE International Test Conference (ITC) (01-10-2017)“…Three dimensional (3D) integration based on through-Silicon-Via (TSV) is currently evolving as an area of great interest in modern semiconductor industry. 3D…”
Get full text
Conference Proceeding -
12
Optimization of Test Wrapper for TSV Based 3D SOCs
Published in Journal of electronic testing (01-10-2016)“…Manufacturing of core based three-dimensional (3D) integrated circuit (IC) is an emerging field of semiconductor industry that promises greater number of…”
Get full text
Journal Article -
13
Testing and Diagnosis of Digital Microfluidic Biochips using Multiple Droplets
Published in Journal of electronic testing (01-02-2021)“…Digital microfluidic biochip is a promising alternative to the traditional cumbersome laboratory equipment. Such automated biochips are used in many critical…”
Get full text
Journal Article -
14
Optimisation of test architecture in three‐dimensional stacked integrated circuits for partial stack/complete stack using hard system‐on‐chips
Published in Chronic diseases and translational medicine (01-09-2015)“…Three‐dimensional stacked integrated circuits (3D SICs) are currently evolving as an area of great interest in modern semiconductor industry. Several partial…”
Get full text
Journal Article -
15
Identification of Faulty TSV with a Built-In Self-Test Mechanism
Published in 2018 IEEE 27th Asian Test Symposium (ATS) (01-10-2018)“…Three-dimensional Integrated Circuit (3D IC) based on through silicon via (TSV) has brought a drastic change in the IC technology. Since TSVs connect different…”
Get full text
Conference Proceeding -
16
Identification of Faulty TSVs in 3D IC During Pre-Bond Testing
Published in 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID) (01-01-2018)“…Manufacturing of three-dimensional (3D) integrated circuit (IC) using through-silicon vias (TSVs) passes through a complex process and testing of TSVs is a…”
Get full text
Conference Proceeding -
17
Cost Effective Single Target Sample Preparation on Digital Microfluidic Biochip
Published in 2023 IEEE International Symposium on Smart Electronic Systems (iSES) (18-12-2023)“…In many healthcare-related application fields, such as point-of-care clinical diagnostics, high throughput sequencing, and proteomics, the recent emergence of…”
Get full text
Conference Proceeding -
18
A Threshold based Hardware Trojan Detection Technique Using XGBoost Algorithm
Published in 2022 IEEE International Test Conference India (ITC India) (24-07-2022)“…The globalization of Integrated Circuit (IC) manu-facturing has made ICs vulnerable to Hardware Trojans (HT). This paper proposes a gate-level netlist HT…”
Get full text
Conference Proceeding -
19
Wrapper design of embedded cores for three dimensional system-on-chips (SoC) using available TSVs
Published in 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) (01-08-2011)“…Core based three-dimensional(3D) integrated circuits (ICs) design is an emerging field of semiconductor industry that promises greater number of devices on…”
Get full text
Conference Proceeding -
20
Hardware Trojan Detection Using Improved Testability Measures
Published in 2020 International Symposium on Devices, Circuits and Systems (ISDCS) (04-03-2020)“…The globalised nature of design and manufacturing process of Integrated Circuits (ICs) makes them susceptible to malicious alterations called Hardware Trojan…”
Get full text
Conference Proceeding