Search Results - "Rassekh, Amin"

  • Showing 1 - 16 results of 16
Refine Results
  1. 1

    Negative Capacitance Double-Gate Junctionless FETs: A Charge-Based Modeling Investigation of Swing, Overdrive and Short Channel Effect by Rassekh, Amin, Sallese, Jean-Michel, Jazaeri, Farzan, Fathipour, Morteza, Ionescu, Adrian M.

    “…In this article, an analytical predictive model of the negative capacitance (NC) effect in symmetric long channel double-gate junctionless transistor is…”
    Get full text
    Journal Article
  2. 2

    Tunneling Current Through a Double Quantum Dots System by Rassekh, Amin, Shalchian, Majid, Sallese, Jean-Michel, Jazaeri, Farzan

    Published in IEEE access (2022)
    “…Electrostatically confined quantum dots in semiconductors hold the promise to achieve high scalability and reliability levels for practical implementation of…”
    Get full text
    Journal Article
  3. 3

    A single-gate SOI nanosheet junctionless transistor at 10-nm gate length: design guidelines and comparison with the conventional SOI FinFET by Rassekh, Amin, Fathipour, Morteza

    Published in Journal of computational electronics (01-06-2020)
    “…We present a detailed study on the n -channel single-gate junctionless transistor (JLT) at the 10 - nm node. We investigate the influence of its structural…”
    Get full text
    Journal Article
  4. 4

    Communication at the Speed of Light (CaSoL): A New Paradigm for Designing Global Wires by Sarvari, Reza, Rassekh, Amin, Shahhosseini, Sina

    Published in IEEE transactions on electron devices (01-08-2019)
    “…In this paper, we argue that communication at the speed of light (CaSoL) through on-chip copper interconnects is possible in the near future based on…”
    Get full text
    Journal Article
  5. 5

    Nonhysteretic Condition in Negative Capacitance Junctionless FETs by Rassekh, Amin, Jazaeri, Farzan, Sallese, Jean-Michel

    Published in IEEE transactions on electron devices (01-02-2022)
    “…This article analyzes the design space stability of negative capacitance double-gate junctionless field-effect transistors (NCDG JLFETs). Using analytical…”
    Get full text
    Journal Article
  6. 6

    Design space of quantum dot spin qubits by Rassekh, Amin, Shalchian, Majid, Sallese, Jean-Michel, Jazaeri, Farzan

    Published in Physica. B, Condensed matter (01-10-2023)
    “…Solid-state qubits can be implemented with electrostatically confined quantum dots in semiconductors, allowing gate voltages to independently control the…”
    Get full text
    Journal Article
  7. 7

    Modeling Interface Charge Traps in Junctionless FETs, Including Temperature Effects by Rassekh, Amin, Jazaeri, Farzan, Fathipour, Morteza, Sallese, Jean-Michel

    Published in IEEE transactions on electron devices (01-11-2019)
    “…In this article, an analytical predictive model of interface charge traps in symmetric, long-channel double-gate, junctionless transistors (JLTs) is proposed…”
    Get full text
    Journal Article
  8. 8

    Design Space of Negative Capacitance in FETs by Rassekh, Amin, Jazaeri, Farzan, Sallese, Jean-Michel

    “…Relying on the previously developed charge-based approaches, this paper presents a physics-based design space of negative capacitance in double-gate and bulk…”
    Get full text
    Journal Article
  9. 9

    An Experimental Study on Mixed-Dimensional 1D-2D van der Waals Single-Walled Carbon Nanotube-WSe2 Hetero-Junction by Kamaei, Sadegh, Saeidi, Ali, Jazaeri, Farzan, Rassekh, Amin, Oliva, Nicolo, Cavalieri, Matteo, Lambert, Benjamin, Ionescu, Adrian Mihai

    Published in IEEE electron device letters (01-04-2020)
    “…This experimental study investigates a novel multi-functional one dimensional-two dimensional (1D-2D) heterojunction made of two different band-gap…”
    Get full text
    Journal Article
  10. 10

    Simplified EPFL HEMT Model by Jazaeri, Farzan, Shalchian, Majid, Yesayan, Ashkhen, Rassekh, Amin, Mangla, Anurag, Parvais, Bertrand, Sallese, Jean-Michel

    “…This paper introduces a simplified and design-oriented version of the EPFL HEMT model [1], focusing on the normalized transconductance-to-current…”
    Get full text
    Conference Proceeding
  11. 11
  12. 12

    Simplified EPFL GaN HEMT Model by Jazaeri, Farzan, Shalchian, Majid, Yesayan, Ashkhen, Rassekh, Amin, Mangla, Anurag, Parvais, Bertrand, Sallese, Jean-Michel

    Published 05-09-2024
    “…This paper introduces a simplified and design-oriented version of the EPFL HEMT model [1], focusing on the normalized transconductance-to-current…”
    Get full text
    Journal Article
  13. 13

    Non-Hysteretic Condition in Negative Capacitance Junctionless FETs by Rassekh, Amin, Jazaeri, Farzan, Sallese, Jean-Michel

    Published 18-08-2021
    “…This paper analyzes the design space stability of negative capacitance double gate junctionless FETs (NCDG JLFET). Using analytical expressions derived from a…”
    Get full text
    Journal Article
  14. 14

    GaN-on-Porous Silicon for RF Applications by Scheen, Gilles, Tuyaerts, Romain, Cardinael, Pieter, Ekoga, Enrique, Aouadi, Khaled, Pavageau, Christophe, Rassekh, Amin, Nabet, Massinissa, Yadav, Sachin, Raskin, Jean-Pierre, Parvais, Bertrand, Emam, Mostafa

    “…Gallium nitride (GaN) is a promising semiconductor for RF and high-power applications. However, its large-scale industrialization is hindered by several…”
    Get full text
    Conference Proceeding
  15. 15

    Negative Capacitance DG Junctionless FETs: A Charge-based Modeling Investigation of Swing, Overdrive and Short Channel Effect by Rassekh, Amin, Sallese, Jean-Michel, Jazaeri, Farzan, Fathipour, Morteza, Ionescu, Adrian M

    Published 03-03-2020
    “…In this paper, an analytical predictive model of the negative capacitance (NC) effect in symmetric long channel double-gate junctionless transistor is proposed…”
    Get full text
    Journal Article
  16. 16

    Modeling Interface Charge Traps in Junctionless FETs, Including Temperature Effects by Rassekh, Amin, Jazaeri, Farzan, Fathipour, Morteza, Sallese, Jean-Michel

    Published 18-09-2019
    “…In this paper, an analytical predictive model of interface charge traps in symmetric long channel double-gate junctionless transistors is proposed based on a…”
    Get full text
    Journal Article