Search Results - "Rapinoja, T."
-
1
Multitone Fast Frequency-Hopping Synthesizer for UWB Radio
Published in IEEE transactions on microwave theory and techniques (01-08-2007)“…A fast frequency-hopping six-band local oscillator signal generator is described in this paper. Targeted for a Wi-Media ultra-wideband radio transceiver, it…”
Get full text
Journal Article -
2
Implementation of all-digital wideband RF frequency synthesizers in 65-nm CMOS technology
Published in 2011 IEEE International Symposium of Circuits and Systems (ISCAS) (01-05-2011)“…This paper presents two all-digital RF frequency synthesizers implemented in 65-nm CMOS: a digital period frequency synthesizer and an all-digital phase-locked…”
Get full text
Conference Proceeding -
3
A digital frequency synthesizer for cognitive radio spectrum sensing applications
Published in 2009 IEEE Radio Frequency Integrated Circuits Symposium (01-06-2009)“…This paper presents a wide-band digital frequency synthesizer architecture targeted for spectrum sensing applications. The proposed digital period synthesizer…”
Get full text
Conference Proceeding -
4
A WiMedia UWB receiver with a synthesizer
Published in ESSCIRC 2008 - 34th European Solid-State Circuits Conference (01-09-2008)“…This paper describes a direct-conversion receiver for WiMedia UWB applications. The receiver consists of separate BG1 and BG3 LNAs including a 2.4-GHz notch…”
Get full text
Conference Proceeding -
5
Spectral purity analysis of integer-N PLL
Published in 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009) (01-12-2009)“…This paper describes a method for mutual phase noise and spurious tones analysis of integer-N phase locked loop (PLL). With this method both contributions of…”
Get full text
Conference Proceeding -
6
Behavioral Model based Simulation Methods for Charge-Pump PLL's
Published in 2006 International Biennial Baltic Electronics Conference (01-10-2006)“…This paper discusses the ubiquitous problem of extremely long simulation times in transistor-level design of phase-locked loops (PLL). Methods for reducing…”
Get full text
Conference Proceeding -
7
A Low-Power Phase-Locked Loop for UWB Applications
Published in 2006 NORCHIP (01-11-2006)“…This paper describes a low-power phase-locked loop (PLL) design for multiband-OFDM UWB synthesizer implemented in a 0.13-mum CMOS process. Three parallel PLLs…”
Get full text
Conference Proceeding