Search Results - "Rösner, W."

Refine Results
  1. 1

    Simulation of nanoscale MOSFETs using modified drift-diffusion and hydrodynamic models and comparison with Monte Carlo results by Granzner, R., Polyakov, V.M., Schwierz, F., Kittler, M., Luyken, R.J., Rösner, W., Städele, M.

    Published in Microelectronic engineering (01-02-2006)
    “…The dc behavior of single-gate and double-gate MOSFETs with gate lengths ranging from 5 to 100 nm is simulated using drift-diffusion, hydrodynamic, and Monte…”
    Get full text
    Journal Article
  2. 2
  3. 3
  4. 4

    Influence of crystal orientation and body doping on trigate transistor performance by Landgraf, E., Rösner, W., Städele, M., Dreeskornfeld, L., Hartwich, J., Hofmann, F., Kretz, J., Lutz, T., Luyken, R.J., Schulz, T., Specht, M., Risch, L.

    Published in Solid-state electronics (2006)
    “…This work characterizes long channel trigate transistors with respect to the systematic influence of crystal orientation and body doping on performance issues…”
    Get full text
    Journal Article Conference Proceeding
  5. 5

    Novel dual bit tri-gate charge trapping memory devices by Specht, M., Kommling, R., Hofmann, F., Klandzievski, V., Dreeskornfeld, L., Weber, W., Kretz, J., Landgraf, E., Schulz, T., Hartwich, J., Rosner, W., Stadele, M., Luyken, R.J., Reisinger, H., Graham, A., Hartmann, E., Risch, L.

    Published in IEEE electron device letters (01-12-2004)
    “…Dual bit operation of fabricated tri-gate nonvolatile memory devices with aggressively scaled oxide-nitride-oxide (ONO) dielectrics is presented for the first…”
    Get full text
    Journal Article
  6. 6

    20 nm electron beam lithography and reactive ion etching for the fabrication of double gate FinFET devices by Kretz, J., Dreeskornfeld, L., Hartwich, J., Rösner, W.

    Published in Microelectronic engineering (01-06-2003)
    “…New device concepts have been introduced to overcome the problems of planar microelectronic devices. The FinFET, which is a variant of the double gate…”
    Get full text
    Journal Article Conference Proceeding
  7. 7

    Planar and vertical double gate concepts by Schulz, T, Rösner, W, Landgraf, E, Risch, L, Langmann, U

    Published in Solid-state electronics (01-07-2002)
    “…In this paper, we report a comparative study of different double gate architectures. The main focus is on the fabrication method of two different device…”
    Get full text
    Journal Article
  8. 8

    NVM based on FinFET device structures by Hofmann, F., Specht, M., Dorda, U., Kömmling, R., Dreeskornfeld, L., Kretz, J., Städele, M., Rösner, W., Risch, L.

    Published in Solid-state electronics (01-11-2005)
    “…High density data flash memories are essentially used in mobile applications. Flash devices have a small form factor, high storage density and low power…”
    Get full text
    Journal Article Conference Proceeding
  9. 9
  10. 10
  11. 11

    Electron beam lithography for nanometer-scale planar double-gate transistors by Weber, W., Ilicali, G., Kretz, J., Dreeskornfeld, L., Rösner, W., Hansch, W., Risch, L.

    Published in Microelectronic engineering (01-03-2005)
    “…Double-gate transistors are promising successors to conventional bulk MOSFETs, since their gate arrangement limits short channel effects yielding better device…”
    Get full text
    Journal Article Conference Proceeding
  12. 12
  13. 13

    Realization and characterization of nano-scale FinFET devices by Kretz, J., Dreeskornfeld, L., Schröter, R., Landgraf, E., Hofmann, F., Rösner, W.

    Published in Microelectronic engineering (01-06-2004)
    “…The double gate transistor is regarded as the ultimate device for future CMOS technologies because the excellent channel control suppresses leakage currents…”
    Get full text
    Journal Article
  14. 14

    Nanoscale FinFETs for low power applications by Rösner, W., Landgraf, E., Kretz, J., Dreeskornfeld, L., Schäfer, H., Städele, M., Schulz, T., Hofmann, F., Luyken, R.J., Specht, M., Hartwich, J., Pamler, W., Risch, L.

    Published in Solid-state electronics (01-10-2004)
    “…N and p channel FinFETs with fin widths in the range of 15–30 nm and gate lengths down to 20 nm have been processed using e-beam-lithography and nano-etching…”
    Get full text
    Journal Article
  15. 15

    Design considerations for fully depleted SOI transistors in the 25–50 nm gate length regime by Luyken, R.J., Schulz, T., Hartwich, J., Dreeskornfeld, L., Städele, M., Rösner, W.

    Published in Solid-state electronics (01-07-2003)
    “…Drift-diffusion simulations have been carried out to investigate the design space for n-channel fully depleted (FD) SOI transistors with undoped channels and…”
    Get full text
    Journal Article
  16. 16

    Fabrication of ultra-thin-film SOI transistors using the recessed channel concept by Dreeskornfeld, L., Hartwich, J., Hofmann, F., Kretz, J., Landgraf, E., Luyken, R.J., Rösner, W., Schröter, R., Schulz, T., Specht, M., Städele, M., Weber, W., Risch, L.

    Published in Microelectronic engineering (01-03-2005)
    “…In this article, ultra-thin-film SOI transistors fabricated by locally recessing the channel regions are presented. SOI MOSFETs with ultra-thin channels offer…”
    Get full text
    Journal Article Conference Proceeding
  17. 17

    Impact of technology parameters on device performance of UTB-SOI CMOS by Schulz, T., Pacha, C., Luyken, R.J., Städele, M., Hartwich, J., Dreeskornfeld, L., Landgraf, E., Kretz, J., Rösner, W., Specht, M., Hofmann, F., Risch, L.

    Published in Solid-state electronics (01-04-2004)
    “…Ultra-thin-body silicon-on-insulator (UTB-SOI) is one of the most promising candidates for future CMOS technologies with minimum feature sizes below 50 nm. In…”
    Get full text
    Journal Article
  18. 18

    Sub-40nm tri-gate charge trapping nonvolatile memory cells for high-density applications by Specht, M., Kommling, R., Dreeskornfeld, L., Weber, W., Hofmann, F., Alvarez, D., Kretz, J., Luyken, R.J., Rosner, W., Reisinger, H., Landgraf, E., Schulz, T., Hartwich, J., Stadele, M., Klandievski, V., Hartmann, E., Risch, L.

    “…Fully-depleted tri-gate oxide-nitride-oxide (ONO) transistor memory cells with very short gate lengths in the range L/sub G/ = 30 - 80 nm have been fabricated…”
    Get full text
    Conference Proceeding
  19. 19

    Sex hormone-binding globulin is synthesized in target cells by Kahn, SM, Hryb, DJ, Nakhla, AM, Romas, NA, Rosner, W

    Published in Journal of endocrinology (01-10-2002)
    “…Sex hormone-binding globulin (SHBG) is a multifunctional protein that acts in humans to regulate the response to steroids at several junctures. It was…”
    Get full text
    Journal Article Conference Proceeding
  20. 20