Search Results - "Purnal, Antoon"
-
1
Systematic Analysis of Randomization-based Protected Cache Architectures
Published in 2021 IEEE Symposium on Security and Privacy (SP) (01-05-2021)“…Recent secure cache designs aim to mitigate side-channel attacks by randomizing the mapping from memory addresses to cache sets. As vendors investigate…”
Get full text
Conference Proceeding -
2
Scatter and Split Securely: Defeating Cache Contention and Occupancy Attacks
Published in 2023 IEEE Symposium on Security and Privacy (SP) (01-05-2023)“…In this paper, we propose SassCache, a secure skewed associative cache with keyed index mapping. For this purpose, we design a new two-layered, low-latency…”
Get full text
Conference Proceeding -
3
Advanced profiling for probabilistic Prime+Probe attacks and covert channels in ScatterCache
Published 09-08-2019“…Timing channels in cache hierarchies are an important enabler in many microarchitectural attacks. ScatterCache (USENIX 2019) is a protected cache architecture…”
Get full text
Journal Article -
4
A Lightweight 1.16 pJ/bit Processor for the Authenticated Encryption Scheme KetjeSR
Published in 2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) (01-04-2019)“…This paper presents the results of the first ASIC implementation of the authenticated encryption scheme KetjeSR. The design covers the encryption and…”
Get full text
Conference Proceeding